Engg Tree.com

COMBINATIONAL CIRCUIT DESI'N

A combinational circuit consists of chpit Variables, logic gates and output variables. The combinational circuit accepts n-input binary variables and generates output variables depending on the logical combination of gates.



(Ag) Block diagram of a complhational clraut. Design Procedure 80

The design of combinational circuits Starts from the outline of the problem Statement and ends in a logic circuit diagram on a set of Boolean functions from which the logic diagram can be easily obtained. The design procedure chrolies following steps:. (1) The problem definition. (2) The determination of number of available. chput variables and required output variables. (3) Assigning letter symbols to thrut and output variables. (4) The derivation of truth table endicationg the relationships between elp and olp variables. (5) Obtach Scipplified Boolean expression for

6. Obtain the logic diagram.

Downloaded frogenned by CamScanner

EnggTree.com Problem 8 -1.) A majorety gate is a digetal circult whose Olp is equal to 1 of the majority of chpits are is. The old is o otherwise. Using a truth table, And the Boolean function implemented by a 3- Shout majority gate. Samplify the Aunction and Pmplement with gates. Solutton : 4 C A B 0 0 0 0 1 0 0 0 0 0 1 D = Truth J 1 Table. 0 1 0 0 0 1 1 0 0 1 1 J 1 BC 00 A 01 10 K-map 0 0 \mathcal{O} 0 a Pmplification 0 Y= BC+AB+AC. Implementation with A 3- chput gates :-B Downloaded from EnggTree.com



Block Schematic of half adder 80 Half Adder conputs outputs. Sun K-map samplifeation for carry and sum: For carry FOR Sum A DO 0 A 1 O 0 O 0 0 (\mathbf{I}) (\mathbf{I}) 0. O 1 Sum = AB + AB Carry = AB Sum = A DB ogic Dagrom " Sum B Lemitations :--> In multidiget addetion we have to add two bets along with the carry of preveous diget addition. -> Effectively Such addition requires addition of three bets. -> This & not possible with half-adder. -> Hence half adders are not used in practice.



Truth Table for fellig telesing

	Inputs			Outputs						
	A	B	Cên	Carry	Sum					
	0	0	ø	0	0					
	0	0	1	0	1					
	0	l	0	0	1					
	0	I.	1	[™] I .	D					
	- 1	0	0	D	1					
	1	0	J	- 1	0					
	}	1	0	1	0					
	j par n	1	3	1 = 1	1					
K-map for carry and sum 30 $A \xrightarrow{BCin} 0 0 1 11 10 = For Carry (Cout)$										
$C_{out} = AB + AC_{in} + BC_{in}$ $A = \frac{BC_{in}}{OO OI II IO} + \frac{10}{OO OI}$										
30	Sum = A B Con + A B Con + A B Con + A B Con + A B Con									
	Downloaded from EnggTree.com									





5 EnggTree.com Subtractor :0 * Subtrahend bit is subtracted from the minueral bit. & Minuerd bet & Smaller than the Subbrahend bet, hence 1 is borrowed. 0-0=0 with 1 borrow. 0 -1 = 1 1-0=1 1 - 1 = 0 Half Subtractor 50 * A half- Subtractor is a combinational assult that subtracts two-bits and produces their difference. * It also has an output to specify if a l has been borraved. Truth Table:- menuend bit and B' be Subtrahend bit. Inputs Outputs A B DEfference Bornow 0 0 0 0 0 1 1 1 0 0 1 1 0 0 K-map 20 difference poroco Oh AB B A 0 0 0 0 0 0] I 0 1 0 0 DEfference = AB+ AB Borrow = AB. = A DB Downloaded from EnggTree.com



Full Buttractors : EnggTree.com												
A full Subtractor is a combinational escut												
that performs a subtraction between two bits taking												
into an account borrow of the LSB.												
It has 3 Elps and 2 0/ps.												
$f p \implies A, B & Bch$												
	0	p =>	D and	Bout .								
	Inputs Outputs											
	A B Bah D Bout											
	0	0	0	0	0	1						
	0	0	1.	1	1.							
	0	1	0	× 1	1							
	0	1	1	0	1							
	t	D	0	t	0							
	1	0	1	0	0							
1 1 0 0 0												
K-ma	up fo	n Def	ference :									
	f	7 BBa	0 01	11 10	7							
$\circ \circ $												
$\left \bigcirc \circ \bigcirc \circ \right $												
D = ABBA + ABBA + ABBA + ABBA												
= BR(AB+AB) + BR (AB+AB)												
$= BR(AOB) + \overline{B}R(A \oplus B)$												
= $B_{h}(\overline{A}\overline{D}B) + \overline{B}A(A\overline{D}B)$												
$D = B \in \mathcal{D} \land \oplus \mathcal{B}$												



7 EnggTree.com First half-Subtrator Second half subtractor Bin @(A@B) Difference BA (A DB Bin Bout AB PARALLEL ADDER / RIPPLE CARRY ADDER 80 In sereal adder, a sengle full adder B Capable of adding two one-bit numbers and an Chput carry. It the number of bet choseases with bet by bet addresson to the time taking process. In order to morease the speed of operation we prefer parallel addes. Construction and operation of n-bet parallel adder. * If the number of blt increases in the billhany number we can employ additional full adder. & A 'n'-bit parallel adder can be constructed by using 'n' number of full addens connected in parallel. & The carry ofp of each adder & Connected to the carry ilp of the next higher order adder, hence the name " RPpple Carry Adder". JBn JAn ---- JB2 JA2 JB, Bo 1 AD FA FA FA FA Cout Cont Can & Cout Can & Cout TCR $\mathcal{A}_{S_n} - - \mathcal{B}_{owntoaded from EnggTree.com s,}$

Design a 4-bit paratinggTree. tom using full address B, A, B2 AQ Bo A B3 A3 Ŕ FA FA FA Cont Cont Cont Cont lat Out Cirt 1 52 193 3, So Behary Parallel Adder ICT4198380 B3 B2 B, BO A3 AZ AI AO allel () () () 4-bet Parallel Adder Cout -Can 7419283 × × × × × PARALLEL SUBTRACTOR : + The Suttraction of binary numbers can be done most conveniently by means of complements. * Subtraction of A-B can be done by taking 2's complement of B and adding it to A * The 2's complement can be obtained by taking the 1's complement and adding I to the LS pair of bets. -> The is complement can be implemented with 11al Subbarter chvertors and one can be added to the sum through elp carry B2 A2 B, A, Bo AO 炙 -bg-Cout 3 (FA) (FA) FA) Cing Coute Cine Cout! Cint Couto - Cino=1 Downloaded from EnggTree.com 233 130



LOOK Ahead CARRY Engettieessom In parallel adder, the carry o/p of each fall adder Stage is connected to the carry c/p of the next higher order Stage. Therefore the sum and carry outputs of any stage cannot be produced until the c/p carry occurs. This leads to a time delay in the addition process. This delay is known as Carry Propagation delay." Eq.: 0101 <u>1000</u>

Addition of LSB produces carry in to 2^{hd} and and to 3rd. From this the sum bit generated in the last position (MSB), depends on the carry that was generated by the addition of the previous position.

This means adder will not produce correct result until LAB Carry has propagate through intermediate full adders.

So because of this time delay we can't add more number of bits.

One method of Speeding up this process by eliminating inter stage carry delay is called look ahead carry addition.

Implement full adder using 2 half adders 80

The output sum and carry can be expressed as,

 $3e = Pe \oplus Ce$

Citi = Go + Po Go

Gi la called EnggTree son generator and st produces a carry when both A: and B: are one. Pe Ae -Se Be Ge Citi Cĉ $P_{\ell} = A_{\ell} \oplus B_{\ell}$ Ge = Ar Be Pe is called carry propagate because it is term associated with the propagation of carry from Ce to Cit, Now the Booken function for the carry ofp of each stage can be written as, e =1 $\implies C_{a} = G_{1} + P_{1}C_{1}$ €=& => $C_3 = G_2 + P_2 C_2$ $=G_2+P_2(G_1+P_1C_1)$ $C_3 = G_2 + P_2 G_1 + P_1 P_2 C_1$ c=3 $C_4 = G_3 + P_3 C_3$ => 1 $= G_3 + P_3 \left[G_2 + P_8 G_1 + P_1 P_2 G_1 \right]$ $C_{4} = G_{3} + P_{3}G_{2} + P_{2}P_{3}G_{1} + P_{1}P_{2}P_{3}G_{1}$ From the above boolean functions, for CA doesnot have to wait for C3 and C2 to propagate, infact Cx is propagated at the Same time as Co and Co Downloaded from EnggTree.com



10 * The carries are generated as Eng look ahead carry generator and applied as Elp's to the Becord Exor gate and the lip to the Exor gate is p: * Thus second EXOR gates generates SUM Olpls. * Each o/p generated after a delay of 2 levels of gates. & Thus ofpla So through 34 have equal propagation delay time. B4 -55 PA C5 S4 94 CA B3 P3 S_3 A3 C3 93 Bg Pa Sz AQ Ca G2 B, PI s, A 91 CI IC 14182 - LOOK ahead Carry generator 3. Logic Symbol: 3 2 15 14 6 1 1 1 Pa 92 P3 6 e 10 IC 74182 13 -Cn P 7 Cn+x Cn+y Cn+z Downloaded firom EnggTree.com

EnggTree.com Pen Deagram: Po, Pi, Pa, P3) Sour Paiss of atthe low G, 16 - Vec 1-1 propagate TC -2 P. 15 - P2 (Go, G, , G2, G3) -> Carry Go -3 14 - Ga 7 Po generate Sprals. +4 4 13 - Cn G3 -5 Cn -> addre high , 12 - Cn+x P3 -6 8 Carry Elp 1) - Conty P -7 2 Cn+x, Cn+y, Cn+z -> 10 - 9 antherpated active high and - 8 9 - Ch+z Carrier P -> active low carry propagate E -> Carry generate olp's. BCD ADDER :0 The digital systems handle the decimal number on the farm of bonary coded decemal numbers (BCD). A BCD adder is a circuit that adds & BCD digits and produces a sum digit also in BCD. BCD numbers uses 10 digits, 0 to 9 which are represented in binary form 0000 to 1001, (ie) each BCD diget is represented as a 4 bet behavy number. BCD addition Procedure :0 1.) Add & BCD numbers using Ordinary binary addition. 2.) If 4-bet sum is equal to or less than 9, no correction is needed. The sum is in Proper BCD form. Downloaded from EnggTree.com

11 EnggTree.com 3) If 4 bet sum is greater than 9 or if a Carry & generated from a 4 bit sum, the sum is created. A.) To correct the invalid sum, add (0110) to the 4-bit sum. of a carry results from this addition, add it to the next higher order BCD deget. To emplement BCD adder we requise :-\$ 4 bet adder for chesial addition. of Logic circuit to detect sum greater than 9. & One more 4 bet adder to add (0110) 2 in the sum of the sum & greater than 9 or carry is 1. The logic chart to detect sum greater than 9 can be determined by simplifying the boolean expression of given truth table.

1				the firmer of stations	AND DESCRIPTION OF A DE	a la	30						
and the second se	Inputs			Output	3332	00	01	1)	10				
	53	32	3,	90	4	00	0	0	Ø	D			
	Ø	0	0	0	0	01	Ø	0	Ø	0			
and the second se	0	0	0	1	o	11	A	1	1	D			
	Ð	0	ł	0	O		•	0					
and the second se	0	0	1	1	0	10	0	0	U	\square			
No. of Concession, Name	0	1	0	0	D	Y = 332 + 333, Y=1 -> Endicates sum is greater than 9. We can put one man							
and the second se	0	t	0	1	0								
and the second se	0	1	1	0	0								
and the second se	0	1	1	1	D	term lout in the above							
	1	0	0	0	D	exp	ress	on.					
The second s	1	0	0	1	O	Y = 3332+ 533, + Cout							
					1.1	to	check	whe	thes -	he a	rry		
		0	1.1	0		ف	1.	9					
	1	0	1	t		If	ang	one	Condu	tion Ce	3		
	1	l	0	O	1	Satis	shed;	we	add i	6			
	1	l	0	1		(0	110)2	th	the	sum.			
	1 1 Downloaded from E						ree.co	m					
1	1	1		1									

Block diagram of Engetree.com 80 B3 B2 B1 B0 A3 A2 A1 A0 1 JE JE JE - total 4-69t BPhary Adder Cout Con 53 52 5, 30 Combir 0 4 - bit bihary Adder C==0 Cout (Egnared) 53 52 5, 50 From the fig, the & BCD no's, together with Elp carry are first added to the top 4 bet benary adder to produce behary sum. When the old carry is equal to zero, (ie, when sum 19, Cout =0) nothing is added to benary sum. when it is equal to one (le, when Sum >9 or Cout =1) behavy 0110 is added to the benary sum through the bottom 4-bet behary adder. The olp carry generated from the bottom behavy adder can be ignored, sence & apples enformation already available at the output - carry terminal.

5

V-do-Falloco



Operation 80 EnggTree.com

13

When 3, So = 00, AND gate associated with Do × will have two of the inputs equal to '1' and 3rd input to Do. The other 3 AND gates have O for atleast one of their christs, which makes theer olp equal to o', hence OR output will be equal to Do. Thus selecting Do and the data on the supert Do appears on data of line (4). * If 3,30=01, Data on the CIP D, appears on the op. If Siso = 10, Data on the Elp Da appears on the O/p. If S, So = 11, Data on the P/D D3 appears on the o/p. * 8:1 Multiplexer 20 & data ilps (Do - Dy) lines 3 select Elps (S2-S0) likes 23=8 1 Olp line (Y) Enable Plp(E), when E=0, the select Elp's Sos, So well select one of the data E/p to pass through Olp Y. When E=1, MUX & desabled. Logic Symbol : (4) (3) (2) (1) (15) (14) (13) (12)Se--(4) (5) s, -(10) IC 74151 So ____ (1) (4) (6) 8 to 1 MUX (7) E.

Truth Table 30

EnggTree.com

	Thould						Т		
	Flande		2	Outputs		-			
	E	Sa	<u> </u>	30	9	4			
	1	х	×	×	t	O			
	0	0	0	0	Do	Do			
	0	0	0	۱	Ð,	D,			
0 0			۱	D	Da	Da			
	0	0	1	1	Dz	(A)			
	0	1	0	0	Da	D4			
-	0	l	0	1	Ds	Ds			
	0	l	1	D	D6	Db			
	0	1	t	1	Dy	Dy			
$Y = (D_0 \ \overline{9_2} \ \overline{3}, \ \overline{5_0} + D, \ \overline{3_2} \ \overline{5}, \ S_0 + D_2 \ \overline{9_2} \ S_1 \ \overline{S_0} + D_2 \ \overline{9_2} \ S_1 \ \overline{S_0} + D_2 \ \overline{9_2} \ S_1 \ \overline{S_0} + D_2 \ \overline{9_2} \ \overline{S_1} \$									
. D3	32 31	So +	DA	3, 9,	5, + 2	05 32 3,	30+		
DL	Sas	90 .	+ D.	1 Sas	3, 30)	E.			
Loge E)iagra	um ö	0						
•	lene	eac	h or	f -the	eigt	t Chpuc	t Do		
-through	Dy	ls	appl	iedto	one	chpu	t of		
an AND gate - Selection lighes Sp. S. 2 90									
are decoded to select particular AND									
gate . T	the a	PIP	07	AND	gate	s are	applied		
to a single gate (OR) that provides 1									
line output.									



Implementation of BENGITIER COntron asing Multiplexes : the following Boolean expression Imp)ement 1. using suitable multiplezer, $F(A,B,C,D) = \mathcal{E}(0,1,3,4,8,9,15).$ Soln go Since the given function is a four variable function, we need a multipleaser with & Elp lines and 3 select lines. Apply variable B, C, D to the select likes. Implementation Table Bo Do D6 D, D2 DS \mathcal{D}_3 D4 Dy (0) (3) 4 A ()2 5 6 7 9 8 12 A 13 15 11 10 14 A A 1 0 Ð A 1 0 -> cerde the menterms of the function. -> If both menterms in a column are not cerded, apply 'o' to the corresponding Elp. -> If both menterms are concled, apply 1 to the corresponding Elp. -> If top menterim alone is circled, apply A and of bottom monterm alone of conded apply A. Draw a Schematic for Do 8-to1 MUX, apply logic 1 DI and logic o to the Elp D2 8:) according to the P3 Pmplementation table :0 MOX Da DS Do Downloaded from Engg Tree.com 5, So A OD

Downloaded from EnggTree.com

Multipleaser ImplementageoThesecom A Do DI 74151 D_2 MOX Da (8:1) D+ DS Db 92 9, So Dy \mathcal{B} CD DEMULTIPLEXERS : Data Destributors * One to Many * It takes information from one clp and transmet the same over several olps. 111---111 & mselect p.1 Sput - olp lines × 1 PIP DEHUX * m - Select lines Olps & select line determines to which ofp data * At a time, only one old line & selected by the select lines and the Elp is transmitted to the selected olp lone. * It is equivalent to single pole mattight way swetch to The enable ilp will enable the demux. & Relation betw no/p lenes & m solect lines n=am 2s





17 Applecations of Dernggilleterom 30 Used as decoder, data distributes. -> Used in time division multiplexing at the receiving end as a data Separator. -> Used to Amplement Boolean expressions. 74154 - 1:16 Demutoplexer 14155 - Dual 1:4 Demutoplexes. DECODERS :0 A decoder is a multiple is - muttiple ofp logic ceruet which converts coded thputs Anto coded outputs, where Elp and olp codes are different. The Elp code generally has fewer bets than olp cade. General Structure of decoder ceremits 20 nean ndata (decoder Posseble 2h olps Enable * The encoded information is presented as n ips producing on possible olps. * The an old values are from o through an-1. & Sometimes on n'-bit binary code is truncated to represent fewer ofp values than 2n. Blhary Decoder 80 A decoder which has an n-bet behang elp Code and one activated olp, but of a olp code es called behazy decoder. Downloaded from EnggTree.com

A binary decoderiggTree.coffsed when it is necessary to adjuste exactly one of the 2th olp based on an n-bet chput value. $Y_0 = \overline{AB}$ $Y_{i} = \overline{A}B$ $Y_2 = AB$ $Y_3 = AB$. EN Truth Table So Inputs Outputs 43 42 EN A 4, B % O X X 0 0 O 0 1 0 0 0 0 0 1 0 1 0 0 1 L 0 1 ſ 0 0 t 0 0 1 1 0 0 0 1 1 Two Elps are decoded that 4 0/ps, each old representing one of the menterms of 2 Pp varlables. The two chvertors provede complement of the Elps and each one of 4 AND gate generates one of the menterns. Applications : K Code converters to Implementation of combinational CKts * Address decoding Downloaded, from EnggTree.com * BCD to 7-Segment decoder.



* It is also called a EnggThe com decoder, since only one of eight opp line is high. * when ABC = 010, only AND gate & has all Elps high and So Da = HIGH. & when ABC = 110, gate 6 has all Elp high . DE=HIGH. * It is also called as binary-octal decoder. Stree the Elp represents & bet behavy number and the old represent the eight digits th octal number System. Enable Elps 80 Some decoders have one or more enable Elps to control the operation of the decoder, with enable line held HIGH, decoder functions normally and the Elp code A, B and c well determine which output is high. IC 74×138 3 to 8 Decoder 80 40-(15) (L) ----- (L) (2) - B 4, (14) (3) ____ C 420 ----- (13) 74×138 431 ____ (12) 3 to 8 44 ----- (II) ____(10) Decoder 45 (6) ____ 464 ----- (9) (A) -Y-7* ----- (7) (5) -TAX138, Et accepts 3 behavy Elps (ABC) and when enabled provedes eight enderstand active low olps (40-47). Downloaded from EnggTree.com
The device has thengg Tree come C/PS: two active low (G, A, G, B) One active high (G,) IC 74139 - Dual & to 4 Decoder 30 The 2 to 4 decoder with enable Elp con Funder as 1 to 4 line demuttiplexer. when E is taken as data ilp like and A & B ane taken as selecteon lips. Thus decoder with enable P/p is referred to as decider / demultiplexes. IC 74139 Constats of two endividual & to 4 decoder / demux in a single pack. Each decoder has 2 - ips, 4 active low olps and 1 active low enable chpit. This active low enable 2/p Es used as data Exput in demux. ->140 ->141 1A -> Decoder / Demuc 1B. $\rightarrow 142$ $\rightarrow 143$ 1 E ->2% 2A -> Decoder / Demux $\Rightarrow aY,$ QB ->242 >243 2 SE Realization of multiple output function using binary decada; Decoder may have one of the two old states, (i) atthe low (le) active high. For atthe high output : attive high olp + OR gate in the olp = menterms of sop active high ofp + NOR gate on the ofp = maxterns of pos. When decoder ofp is addive high, it generates menterns for elp vareables (e) it make geletted Olp logte 1. Downloaded from EnggTree.com

19



Implementation of leggerige can expression using deader:
In Dirplement the function
$$f_1(x_2, x_1, x_0) = \pm m(j_1, 2, 4, 5)$$

and $f_2 = \pm m(j_1, 5, 7)$ using g to g the deader.
Soin :
 $x_0 = 0$ 3 ± 0 g $\frac{1}{2}$ $\frac{1}{3}$ $\frac{1}{4}$ $\frac{1}{4}$

3. Timplement
$$f_1(x_2, x_1, x_2) = \overline{Tr} R_2(n(0,11,3,5)) + f_2(x_2, x_1, x_2) = \overline{Tr} M(1,3,5)$$

TM $(1,3,6,7)$.
Maxtesm Canonical formula can be converted onto
an equivalent molterm canonical cusing leftout term.
 $f_1(x_1, x_1, x_2) = \overline{Tr} N(0,11,3,5)$
 $f_2(x_2, x_1, x_2) = \overline{Tr} M(0,11,3,5)$
 $f_2(x_2, x_1, x_2) = \overline{Tr} M(1,3,6,7)$
 $= \underline{2m}(0,2,4,5,7)$
 $f_2(x_2, x_1, x_2) = \overline{Tr} M(1,3,6,7)$
 $= \underline{2m}(0,2,4,5,7)$
 $f_2(x_2, x_1, x_2) = \overline{Tr} M(1,3,6,7)$
 $= \underline{2m}(0,2,4,5)$
 $f_2(x_2, x_1, x_2) = \overline{Tr} M(1,3,6,7)$
 $= \underline{2m}(0,2,6,7) P + f_2 = \underline{2m}(3,5,6,7)$ using
decodes with OND gates and NAND gates.
 $f_1 = \underline{2m}(0,2,6,7)$
 $f_2 = \underline{2m}(0,2,5,6,7)$
 $f_3 = \underline{2m}(0,2,6,7)$
 $f_4 = \underline{2m}(0,2,5,6,7)$
 $f_5 = \underline{2m}(0,2,6,7)$
 $f_6 = \underline{2m}(0,2,6,7)$
 $f_7 = \overline{Tr} M(1,2,4,5)$
 $f_8 = \underline{2m}(2,5,6,7)$
 $f_9 = \underline{2m}(2,5,6,7)$

21 ENCOPERS 30 EnggTree.com * An encoder is a digital claust that performs the enverse operation of a decoder. An encoder has an (or fewer) Pip lines and n olp lines. * In encoder the opp lines generate the binary Code corresponding to the Elp Value. on data 2n:n 5 CIP n data Encoder OIP emable Pps Presety Encoder 80 A priority Encoder is an encoder cercult that Encludes the priority function. In priority encoder, of & or more ips are equal to 1 at the same time, the Elp having the highest priority could take the precedence. Inputs Outputs. \mathcal{D}_3 ٢, DID Do 40 V O 0 0 0 × 0 X 0 1 0 0 1 0 0 1 0 0 x 1 0 1 1 0 0 I x X 1 x 1 X 1 * Dz has highest priority and Do has lowest prearity when Dz. Ep & high regardless of other Elps olp es 11 -A Da has next prienty. Thus Do=0 & Da=1, regardless of other two lowest commonty Elp, 0/p G 10.

-> The old for DiEngg Theereanted only of higher preority clips are 0 and so on. -> The OIP V Bradicates, one on more of the Pips ase equal to one. -> If all Elps are O, V & equal to O, and the other 2 olps (4, 2 40) of the ckts are not used. K-map gemplefication 80 D2 D3 00 01 11 10 200 00 01 11 10 200 00 01 1) 10 00 X 1 1 0 00 X 1 1 00 0 1 04 01 1 1 1 0 NI D 01 1 11 11 11 1 0 111 1 D 1 1 11 O 0 10 10 0 10 $Y_1 = D_2 + D_3$ $Y_0 = D_3 + D_1 D_3$ $Y = D_0 + D_1 + D_3 + D_3$ Logic Dragram for Prilosity Encoder 30 PI Do D2 40 ٧, Priloner In TAXX 148 :0. IC 74148 Downloaded from EnggTree.com







To And If A=B: Engline.com
Theo A-Ele numbers A and B are Sull to be equal,
if
$$A_{3} = B_{3} \ge A_{2} = B_{2} \le A_{1} = B_{1} \ge B_{2} = B_{2} \cdot E_{1} = B_{2} \cdot E_{3} = B_{2} \odot B_{3}$$

 $E_{3} = A_{3} \odot B_{3}$
 $E_{3} = B_{3} \odot B_{3}$
 $E_{3} = B_{3} \odot B_{3}$
 $E_{3} = B_{3} \odot B_{3} = \frac{1}{1, B_{3} = 0} - \frac{1}{1, B_{1} = 0} = \frac{1}{1, B_{1} = 0}$
 $Tr And if A > B_{3}$
 $Fr A_{3} = B_{3} \le A_{3} > B_{3} (A_{3} = 1, B_{3} = 0) - \frac{1}{1, B_{1} = 0} + \frac{1}{1, B_{1} = 0}$
 $Fr A_{3} = B_{3} \le A_{3} > B_{3} (A_{3} = 1, B_{3} = 0) + \frac{1}{1, B_{1} = 0} + \frac{1}{1, B_{1} = 0}$
 $Fr A_{3} = B_{3} \le A_{3} > B_{3} (A_{3} = 1, B_{3} = 0) + \frac{1}{1, B_{1} = 0} + \frac{1}{1, B_{1} = B_{2} = B_{2} + \frac{1}{1, B_{1} = B_{2} = B_{2} + \frac{1}{1, B_{1} = B_{2} + \frac{1}{1, B_{2} =$

•

の一個語

EnggTree.com



GATE LEVEL MINIMIZATION

* Gate level minimization is the design task of fonding an optimal gate-level implementation of the Bodean functions describing a digital circuit

<u>Simplification of Boolean Functions Using</u> <u>Karnaugh Map</u>.

* The Karnaugh Map (K-Map) is a diagram made up of squares. <u>Each square represents one mentern</u> of the function that is to be menimized.

* The Map method is first <u>proposed</u> by Vertich and <u>modified by Karnaugh</u>.

* In this technique, the information contained in a tauth table on the information contained in Pos/sop form is represented on the map.

* This method is regarded as a pictorial form of a truth table.

Advantage of Map Method

* <u>Simple and straight forward procedure</u> for minimizing the Boolean Functions.

In K-Map,

→ Group of two cells is called a pair → Group of four cells is called a quad → Group of eight cells is called a octet.

2	2- Vantable	K-map	(contains	a = 4 squares)
\$	3 - Variable	k-map	(contaiens	2 ³ = 8 - 39 mares)
>	4- Vortable	k-Map	(contains.	24 = 16 squares)
≱	5- Variable	k-map	(Contains	2= 32 equares)

EnggTree.com Pg. No: 61

Conditions for Grouping

* In <u>choosing the adjacent squares</u> in a map, we must ensure that

1. all the minterns/maxhamog the function are covered when we combine the squares (i.e all 1s/0, ore grapped).

d' The number of terms in the expression should be minimized.

3. There should not be redundant berns

4. Grouping should not be done diagonally.

5. Odd number of squares should not be grouped.

€ 6. Grouping of squares should be made in the power of 2 (2")

TWO - VARIABLE K-Map.

+In a two-variable k-Map, there are 4 squares (22), one for each minterms.

+ In a 2- vostable K-Map,

→ <u>one Square</u> represents a minterin, giving a berm with <u>& literals</u>
→ <u>Two adjacent squares</u> represent a berm with <u>1 literal</u>
> <u>Four adjacent squares</u> represent a function that is always equal to <u>1</u>.

Two Vastable K-Map Representation. Mo A o ĀB Mo mI mz m3 AB AB



Pg. No: 69 SOP Oblato minimal Pos for (1) Using K-map obtain Minimal Sop for f = Em (3). f=T(3) using k-map. Solution: Sum of mentern) Solution: Given f= Em (3) A=1 given the maxteens, TT(3). BO A=0 AB The maxterne are <u>represented</u> as o' in the k-map. Άo F = ABAns. m3 A=I (1)AI A =0 MENTMAL SOP = AB F=(A+B) A O ma 0 A I (5) Using k-Map obtain minimal SOP . Minimal Pos = A+B for the given truth table. (8) Using K-Map obtain minimal F B Pos for the given truth table. 0 1 D ۱ 1 O 0 F 0 0 p 0 1 . 0 Solution : 0 t D 0 * From the truth table, the monterms Solution are identified as * From the truth table, the Em (0,1) A = 1maxterms are identified as A=0 B A 11m(0,1,2). mo (1 à O mo m M3 F= A 0) (d AU AI m3 A 1 SOP = A . Menemal F= B.A (POS form) 6 Obtain mentional Pos for MEMPinal Pos = A.B f= TT (1,2,3) using k-map. Solutton: Given the maxterns, TI(1, 2, 3). The maxterms are plotted as o in the K-map $F = \overline{A} \cdot \overline{B}$ An(A = 0] An(A = 0)AB A A D mz (0) :. Minimal Pos = A.B AI Downloaded from EnggTree.com

Pg. No: To (9) Using k-map obtain the Engg 100=08thg k-map obtain the minimal Pos for IIm (0,1,2,3). minimal SOP for Em (0,1,2,3). Bod of maxture) Sum q minternt Solution : Solutton: 1.9. Given Pos TIM (0, 1,2,3). The given Given SOP 5m(0,1,2,3). The masterms are represented as o' in given monberns are represented the K-Map. as '1' in the K-Map. BO R AB mo mo 01 A = 1 0 Ã A=D mr A O A = 0 $\overline{A} = 1$ 0___ ML Ma A I A I Mentmal Pos = 1 These maxteems can be represented MEnemal SOP = 1 These minterny can be represented as AB + AB + AB + AB as AB + AB + AB + AB = A (B+B) + A(B+B) = ALB+B)+ALB+B) = A+A = 1 $= \overline{A} + A = 1$ THREE - VARIABLE K. Map * In-a three-variable k-Map, there are 8 squares (23), one for each menterm. * In a 3-vortable k-Map, > one square represents a mintern with three literals. > Two adjacent squares represent a term with two literals. > Four adjacent squares represent a term with one leteral. > <u>Eight adjacent squares</u> procluce a function that is always equal to 1 */Any two adjacent squares in the Map deffer by only one variable. Te k-map * uses a graycode sequence

Three Variable K-Map Representation. BE BC BC BC BC ABC 00 01 10 11 00 10 A m ma mz m mg mo m2 AO ABE ABC ABC ABE 0 me · m/ mb. m7 my ms AI ABE ABC ABC ABE L

1.00 EnggTree.com No: 71 Simplify F= ABC + ABC + ABC + 1) (4) For the boolean function : ABC + ABC ... F= AC + AB + ABC + BC using k-Map. 1) Express F as sum of minterms Solution : ii) Find minimad SOP expression. F= ABC + ABC + ABC + ABC + ABC + ABC = 001 + 101 + 010 + 110 + 111 Solution : = Zm(1, 5, 2, 6, 7) >, Sum of minterns i) <u>sum of menteems of F</u> BE BC BC ABC 01 m2 = AC + AB + ABC + BC m mo A=1 à O = ACLB+B) + AB (C+E) + ABC + BC(AFA) A=D m. mu ms G1(1,5)= BC = ABC+ABC+ABC+ABC+ABC AI Simplefied F= BC+BC+AC G2(2,6)=BC G3 (5,7)=AC +ABC+ABC 2) Simplify the Boolean Function = ABC+ABC + ABC+ABC+ABC F(x, y, z) = & (2, 3, 4, 5) using K-map 011 + 001 + 010 + 101 + 11] = m3+m1+m2+m5+m7 Solution : given the menterne 2(2,3,4,5) $F = \Xi(1,2,3,5,7) \Rightarrow sum of minterms$ 4Z JZ O yz ÿź 42 ma m2 2= 1 ii) <u>Finding Minimal SOP expression</u> 1 To 2=0 ms my *Using 3-variable k-map, the xI 11 GI (4,5) = 24 minterns are represented as '1'. Simplefred F= xy + xy G2 (2,3)= 24 BC BE BC BL 3 Simplify the Boolean Function mo m ma m2 F(7,4,2) = & (3,4,6,7) using K-Map. A O A=1 \cap m4 A=1 me m7 mb AL Solutton : G1(1,3,5,7) = C, G2(2,3) = AB Given the menterns £(3,4,6,7) MENEMAL SOP = CTAB YZIU yz ol yz O mz ma a m Mo 2=1 えの 7 =0 m17 ms Mb my xI G1 (3,7)= yz Simplefied F= yz + x Z Ga (4,6)=xZ A Downloaded from EnggTree.com

EnggTree.com Page No: 12 5) Simplify S(x, y, z)= E(1,2,4,7) (8) Monthe the expression using k-Map. Solution : J= ABC + ABC + ABC + ABC + Given menterins = 5(1,2,4,7) ALC Solution : 2 182 YZ yz. yz YZ Y= ABC + ABC + ABC + ABC + ABC + ABC 10 ño 2=1 Minterns are: (1)2=0 mĄ (1)y= 101 + 001 + 011 + 100 + 000 21 (1 $= m_{s} + m_{1} + m_{3} + m_{4} + m_{0}$ Ans S= Tyz + Tyz + xyz + xyz 2m (0,1,3,4,5) (Simplify F= ≤m (0,2,3,4,5,6) BC BE BC BC using k-map. m3 mp m m2 σ A=1 à O Solution : mb ms A=0 A I given menterns = 5 (0,2,3,4,5,6) GI (0,1,4,5)=B Be BE Ang: Y = B + AC BC 92(1,3) = AC 10 A=1 () Mintmize Y(A,B,C) = Em (1,35,7) A=D A o using k-map. ms mL A. Solution : G1 (0,2,4,6)= C 92 (4,5) = AB $Ans: F = \overline{C} + A\overline{B} + \overline{A}B$ Given minterns = £ (1,3,5,7) 93 (2,3) = AB BC BE BC BC (7) Obtain minimal sop for R mz K-Map $F = \leq (1, 2, 4, 6, 7)$ using A=1 Ão A=D M4 M7 mb Solutron: ۰<u>۸</u>۱. Given minterms = $\Xi(1,2,4,b,7)$ GI(1,3,5,7) = C Ans: <u>y=c</u> BE BC BC BC DI (b) Minimize J(A,B,C) = 2 (0, 14, 5) A mo m ma me A=1 A=0 A o using K-map. 1 my ms mz mb Solution ! A (D) given minterna = $\leq (0,1,4,5)$ GI (1) = ABC, G2(6,7) = AB, BC BC BE K 10 93 (2,6) = BE, 94 (4,6) = AE AJ mo m mz n2 A =0 ÃO Ans: F=ABC + AZ + AB+ BZ Y=BArs my mb ms ma AI Downloaded from EnggTree.com (9),4,5)= B

EnggTree.com Pg. No: 73 1) Mintmize Y(A, B, c)= Em (934,6) Solution: using k- maping and Given the truth table. The Salution : minterms are idenlifted as those given menterne = Em (0,2,4,6) terms the produces 1 for the 30 BC BC function y. m m3 A=1 Āo . Menterne are mo, mg, my, mg A=U my m5 my mL (ie)]= Em (0,3,4,7) AI BC BC BC BC G1(0,2,4,6)= C Ang y=c m mo à D A = 1 mL me (2) Minimize Y(A, B, C) = Em(0, 2,4) mz A=0 AI using k-map. : An: $\underline{y} = \overline{BC} + BC \cdot [G_{2}(3,7) = BC]$ Solution: Given minterns = Em (0,2,4) (1) Mrnmrze Em(0, 1,33,4,5,6 BCID BCO BC using k-map. ANDL BC 11 m m3 mo n7. A=1 Solutton : AD A=D me Given minterns = {0,1,2,3,4,5,6,7 m7 mb AL A BC. GI (0,4)= BC Be BC BC 10 Ans: BZ+ AZ 92 (0,2) = AC mo m mz me 10. ÃO B Minimize the logic functions A=1 ١ Â=0 spectfred by the truth table ns ma mh A) 1 wing K-map. I/p:- A, BC O/p:-Y Ans F=1 C Y B Α 0 Just gratton: 0 > 000 0 0 1 ABE + ABC+ ABC+ ABE + 0 >m1 0 0 1 ABE + ABC+ ABC+ ABE 3m2 1 0 1 >m2 = AB(C+E) + AB(C+E) + AB(C+E)+ 0 0 L >mu AB(C+Z) ۱ ь 0 = AB + AB + AB + AB 0 >m6 О = A(B+B) + A(B+B) H> mz = A+A = 1 Downloaded from EnggTree.com

19. No: 74 EnggTree.com 10 15) Striplity the expression A BC BC BC BC BC me mB m ' mo. y= TIM (0,1,4,5,6) using K-map. (0)A0 ma MT. m4 Solution : AI Ang: <u>J= A+B+C</u>. Given maxtering = 11m (0,1,4,5,6) Bio BC BC (18) Obtain a) Minimal SOP (X) 10 mo m1 (92) m3 mz A=01 Withinal Pas for F. En (1,2,5,6) ÃO D 0 A=1 using K-map. (1) me mI mb m5 Solution 0 (0) AI a) Finding Mathemal SOP: Notes Maxterns are represented as Given Minterms = Em (1, 2, 5,6) o on the k-map. G1 (0,1,4,5)= B] BCO BC BC BC LG2 (4,6) = A+c A m3 Ans $F = (A + c) \cdot B$ mo m2 (*.) à o A = 1 my mŦ mG B Simplefy the expression A=0 A I [G1(1,5)= Bc, G2(2,6)= BC] y= 11 (0,2,4) using k-map. Minimal SOP = BC + BC Ang Solution : b) Finding menimal Pos: Given maxterms = II (0,2,4) Given minterms = 5(1,2,5,6). BC Be BC VBC. k The maxterms are identified as mo mi mz ma AO (0) TIM (0,3,4,7) my ms mı mb A=0 t Be BE AI BC Bc .. BE A= 1 mo m m3 m2 (X) [G1 (94) = B+C] 6 ÃO 0 A = 0 LG2 (0, 2) = A+C $\underline{Ans}: \underline{(A+c)} \cdot \underline{(B+c)}$ my ms mb A = 1, (7) Simplify the expression [GI(0,4)= B+c, GR(3,7)= B+E] MEnimal POS = (B+C), (B+C) Y. TIM (2) wing K-map. Solution : Given maxterns = 11 m (2) Downloaded from EnggTree.com



EnggTree.com 19.No:76						
FOUR - VARIABLE K-MAP.						
* In a four-variable k-map, there are 16 squares (24),						
one for each menterns.						
* In a 4- vaulable k-map,						
→ One square represents one monterm, giving a berm with four literaly.						
> Two adjacent squares represent a bern with three literals.						
-> Four adjacent squares represent a term with two literals.						
> Eight adjacent squares represent a bern with one literal.						
→ Stateen adjacent squares represent a function that is always 1.						
* Tale Vascrabe K-map Representation *						
CD CD CD CD CD 00 01 11 10						
m_0 m_1 m_3 m_2 $T = m_0$ m_1 m_3 m_2 $T = m_1$						
ABED ABED ABED ABED						
my ms m7 m6 AB OI ABED ABED ABED ABED						
m12 m13 m15 m14 AB 11 ABED ABED ABED ABED						
me me mu mu						
AG ID ABCD ABCD ABCD ABCD						
1) Simplify the Bodean function						
F(W, x, y, 2) = = = \$ 0,1,2,4,5,6,8,9,12,13,142 14800 k-man						
Solution :						
Store the function has four variables, a four-variable map must						
be used. The miniterms sisted in the sum are marked by 1's in the map.						
Downloaded from EnggTree.com						



Pg. No : 78 EnggTree.com (4) Find minimal SOP for 6) Plot the logical expression $F = \leq m(0, 1, 2, 3, 4, 6, 8, 9, 10, 11)$ ABCD + ABEB+ABC+ AB on a wing k-map. 4- vouvable map and reduce it. Solution: Solution : Given the sum of minterns. These Find the sum of minteens for the represented as 1 m the map. are logical expression CD CD **KB** DD Y = ABCD + ABED + ABC + AB AB DO 3 1 D = ABCD+ ABED + ABCCD+D)+ AB(C+E) T 4 5 AB OI CD+D) = ABCD + ABCD + ABCD + ABCD + ABC+ ABC AB 11 12 15 (D+D) AB 10 10 = ABCD + ABCD + ABCD + ABCD + (0,1,2,3, 8,9,10,11) = B +ABCD+ABCD+ABCD+ABCD. L Group 2 (0, 2, 4, 6) = AD = ABCD + ABCD + ABCD + ABCD + : Mentmal SOP = B+ AD. ABCD+ABCD+ABCD 5) y= m, + m3 + m5 + m7 + m8 + m9 + = 1111 + 1000+1011 + 1010+ m12+m13. Simplify the expression. 1110+1101+1100 = m15 + m8 + m11 + m10+ m14+ Solution : m13+ m 12 Given the minterns \$ (1,35,7,89,12,13). Sum of monterno = E (8, 10, 11, 12, 13, 14, 15) These minterns are represented as 1 m CD the map. CD ED ED AB 10 11 DI DO CD CD ED CD 10 01 AB AB AB 00 AB 5 AB UI 5 h t 1 AR 11 13 15 AB 1) 12 15 14 AB · It AB ID 101 10 11 Group1 (12,13,14,15) = AB (Groups (1,3,5,7) = AD, Groups (8,9,12,13) = AE Group 2 (10, 11, 14, 15) = AC · Simplified Function F = AD+ AD foroup3 (8, 10, 12, 14) = AD ... The seduced expression - AB+AC+AD Downloaded from EnggTree.com

Pg. No: 79 EnggTree.com (7) Simplify y= 2 (7,9,10,11,12, Group 2 (12,13) = ABE 13,14,15) Group3 (11, 15) = ACD using k-map. -grouph (10,11) = ABC Solutton ; : Simplified F= AcD + ABC + ACD + ABC Given the minterns. These minterns are represented as 1 on the k-map. 9 Simplefy y= Em (3,4,5,7,9, CD 10 CD CD ED 13, 14, 15) AB 00 DI using k-map. AB DO Solution: AB 01 Given the minterms £ (3,4,5,7,9,13, $\left[\right]$ 17 These menterns are represented as AB II 12 13 5 I on the k-map. AG IO 10 9 11 CD CD 20 ED 10 Group1 (13,13,14,15)= AB 11 01 AB 00 Group 2 (9,11,13,15) = AD AB 00 Croups (10,11, 14, 15) = AC 2 Group+ (7,15) = BCD 1 AB OI 5 6 4 :. Straplified Fundion F = 1 D AB II 12 13 15 14 AB+AD+AC+BCP AB ID (8) Simplify y=m1+m5+m10+m11 10 11 + miz+ mis+mis. GI (5,7,13,15) = BD Solution $Ga(3,7) = \overline{A}cD$ G3(4,5) = ABE Given the minterns \$ (1,5,10,11,12,13,15) G4(9,13) = AED These montanes are represented as 1 on LG5 (14,15) = ABC the k-map. * Here Group 1 is sedundant because CD ED CD CD all the menternis in this group 00 01 11 10 AB belongs to another group. The AB DO sedundant group has to be ignored 3 2 Y = AcD + ABE + AED +ABC AB OI 5 7 6 1 AB II 12 14 AB ID 10 Downloaded^I from EnggTree.com









Eng	aTree com Pg. No: 84				
+ DONT CARE	CONDITIONS				
INCOMPLETELY OPECIELED FUNCTIONS:					
trout combinations are called incompletely specified functions.					
DONT CARE CONDITIONS:					
* A don't - case term for a function to an Input - sequence for					
which the function output does not matter. Its indicated d, q, X:					
* These dont care conditions can be used on a map					
to provide further simplification	of the Bodean expression.				
(x) => To obtain Minimal sop, value 1° can be arrighted					
to the selected dont care combi	nation.				
(€) ⇒ To <u>obtain Menemal</u>	Pos, value 'o' can be autigned				
to the selected dont care con	normation.				
O Simplify the Bodean Function	Note: All 1's should be grouped				
F(w,x,y,z)= E(1,3,7,11,15), which	but all x' need not be grouped.				
has the don't care conditions	fuether simplification is possible.				
$d(w, x, y, z) = \leq (0, 2, 5).$					
Solutton:	Group1 (0,1,3,2) = wx				
Given: $\Xi(1,3,7,11,15) + d(0,2,5)$.	[4,000 2 (3,7,11,15)= yz]				
The minterns are respresented as 1	The coupleland function				
and dont care terms are represented as X. X is assigned a value 1 if necessary	me simplified puraton				
WX 42 42 42 42 42 WX 00 01 11 10	F= Win +yz				
x 1 1 x					
X II					
wal 4 5 7 6					
WR 11 12 13 15 14					
Downloaded	from EnggTree.com				



Pg. No: 86 EnggTree.com 5) Find minimal sop for * given the dont care terms. F= Em(9, 10, 12) + Ed (3, 5, 6, 7, These terms are represented as 'X' on the k-map. 11, 13, 14, 15) with k-map. * X is assigned a value 1 if Solution : necessary, else st can be Egnoued. * Given the minterns. These CD CD minterms are represented as 1 on ED O ΞD CD 10 01 tl AB 1 the k-map X AB DO 1 0 * given the dont case terms. These 1 6 × 7 terms are represented as x on the 4 AB 01 K-map. 1 AB 11 14 12 13 * X is assigned a value 1 if necessary, else et can be ignored. 10 AB 10 Group1 (3,7,11,15) = CD 20 CD CD 00 CD CD AB 10 Group 2 (0,1,2,3) = AB X AB 00 0 3 . Mintmal SOP = AB+CD. X X х AB 01 4 5 6 () Using k-map, simplify 1 AB II 12 15 the Boolean expression & 1 obtain a) Minimal sop and AT ID D b) Minimal Pos. Group1 (12, 13, 14, 15) = AB اء کر (م, ع, 3, 6, 7) + کط (۶, 10, 11, 15) Group& (9,11,13,15) = AD Group3 (10,11,14,15)= AC Solution: ... The Menimal Sop F = AB + AD + AC Geven * The minberns and the 6 Find minimal sop of dont case beams. $f(A,B,C,D) = E_m(1,3,7,11,15) +$ a) <u>Inding Minimal SOP</u>: \$1(0,2,4) using k-map. From the Question, Solution $\leq_{m}(0, 2, 3, 6, 7) \ge \leq_{d}(8, 10, 1, 15)$ + given the minterned, These The monterns on the lot are minterms are <u>represented</u> as 1 on marked as 1 on K-map. the k-map *The dont care being (Ed) is marked assigned a value 1 4 needed. Downloaded from Eng



19. No: 88 EnggTree.com (9) Minimize the following. * The don't care being are Boolean Functions wing k map. marked as x. x is assigned a if needed, because we i) $y = \xi_m(1, 3, 5, 8, 9, 11, 15) + d(2, 13)$ value o are finiting meneral Pos. Solution: * Given the minterms and the C+D C+D D CHO C+D 110 AB 111 00 dont case terms. 0 0 0 A+B 00 * The monterms are marked as 1 on the k-map. For Pos х A+B 01 5 4 * the dont case terms are marked as A . 0 0 × A=1 X. X is assigned a value 1' if needed 15 A+B II FO 0 because we are finding minimal SOP. 0 A+B lo 8 9 CD 10 CD СD ED 01 SP AB 1; Group1 (8,9,10,11) = A+B X 1: AB DO Graup 2 (10,11,14,15)= A+E Tox Sop AB 01 9raup 3 (1,3,9,1) = B+D A=1 Group4 (2,3,10,1) = B+E 11 A=0 14 1 15 11 AB . The Minimal Pos = 10 AR 10 (A+B)·(A+E)·(B+D)·(B+E). Group 1 (1,5,9,13)= ED Groups (9,11,13,15) = AD groups (1,3,9,11) = BD Groupy (8,9) = ABZ . The Minimal SOP = ED+AD+BD+ABE (10) Minimize the following Boolean function using k-map. y= 11, (1,2,3,8,9,10, 11,14), d(7,15). Solution : + Given the maxterns and the dont case terms. * The marterne are marked as 0 on the K-map. Downloaded from EnggTree.com

EngaTroo com B: No: 89				
* PRIME IMPLICANTS *				
* A prome implicant is a product beam that are be obtained				
from the map by combining all passible must want be ablantied				
adjacente inverse au passible maximum number of				
udjacent squares.				
* The prime implicant is called as essential prime implicant if				
it is the "only prime implicant" that covere the mintern.				
/ (ie) An essential prime implicant is the largest possible group				
If I, which has atleast a strale I which cannot be combined				
to any other way (a)				
	Frample A. E 5 [2 6 7 9 12 15]			
	Styleson			
<u>Soundan</u> : <u>Ne 65</u> 65 65 65	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			
AB 01 4 5 7 6	4 5 1 7 6			
AB 11 + 12 15 15 14	AB 14 12 1 13 U 15 14			
ABIO	AB 10 8 19 11 10			
GI (1,5) = AED, G2 (12, 13) = ABE	(GI(2,6) = ACD, Ga(7,15) = BCD			
93 (11,15) = ACD, G4 (10,1) =+ ABC_	$q_3(q, I3) = A \Xi D$			
Here, prime implicants are: ACD, ABE,	Petme implicants are: ACD, BCD, ACD			
ACD, ABC	Essential prime implicants are: ACD, ACD			
Essential patime implicants are: AZD, ABZ	Explanation:			
and ABC	Densider GILA, 6). In this group, mintern 6			
Explanation:	can also be grouped with 7. But mintern 2			
1) <u>Consider GICUS</u> . If this from from 1	cannot be combined in any other using.			
cannot be combined in any other way. So, it is	so it is exential prime implant.			
essential prime implicant	2) Consider G2(7,15). In turs graup into			
2) Consider 92 (12,13). In this group, interest is	also be grouped with 13. Both minterms of the			
cannot be combined in any other way. So, it is	group can be combined in other ways.			
essential prême Emplicant.	So, It is not an essential prime implicant.			
3) Greader G3 (11,15). Interes 15 cap also be	3) Consider G3(9,13). In this group,			
be combined with 13. Both minterns of the group can	mentern 13 can also be grouped with 13.			
be combined in other ways. So, it is not essential	A it is an exantial prime implicant.			
4) Consider G4(10,11). In this group, mintern 11 can				
combined in any way. So, it is essential prime implicant				
L Downloaded	<pre>#rom EnggTree.com</pre>			






- 22





UNIT-TI EnggTree.com SYNCHRONOUS SEQUENTIAL CIRCUITS. Sequential Concult :0 A sequential claust consists of a complicational circuit to which Storage elements are connected to form a feedback path. * The output tha sequenteal concurst is a function the second of both the lips and the present state of the Storage elements. Inputs > Compensational Dureputs CEACURE Memory Elements (Bg): A sequenteal concert. -> The information stored in the memory elements at any three defines the present state of the sequenteal ckt. -> The present state and external chart determine the outputs and the next state and outputs of the Sequential concurt. Sequenteal Chart Synchronous Sequenteal Ckt Asynchronous sequenteal ckt. Charges & Elp storals can O Changes & Elp angrals can offect memory elements only affect memory elements at at discrete Atervals of teme any obstance of time. (upon activation of clark signal 2. Memory elements are effer (2) Memory elements are unclocked flephops on teme clocked flepflops. delay elements. @ The maximum operating speed 3 Because of absence of clock, of clock depends on the time the ctrult can operate faster than Synchronous Sequenteal cencults. delays throwed (Faster to design (Mone difficult to design.

Enggiree.com ckt i seguential dt... Defference between Complhational cerult Sequential CErcuet. @ The old depends only on the @ The old depends on the Combarateon of PID vanPables present PID vanPables and also on the previous history of old vantables. (2) Memory element is not required (2) Hemory element B required to store the past history. 3 Slower & speed. 3 Faster the speed (A) Comparatively harder A Easy to design to destign. STORAGE ELEMENTS ->, A storage element is a digital concurt that Can mathtath a binary state chdefinitely until derected by an Ep stynal to switch States. -> The major difference among various types of Storage elements are on the number of Elps they possess and on the manner on which the opputs affect the binary state. Latches :. -> It & the basic storage element. -) As the name Adreates, At latches o' or 1' -> The old of the latch changes Ammediately when lts lip changes. Flip Flops :0 -> It Stores 1 bet th formation. -> It has 2 states (0 or 1) -> The old of the fleptop changes only when the Ep changes when its dock is active. -> The changes on Elp does not affect adjut when the clock is not activated.

Difference betweenEnggFileproons and latches. LATCHES . FLIP FLOPS @ Latches are Storage elements () Flopflops are storage that operate with argnal elements controlled by levels (12) combelled by Enable P/p. clock transition. 2) Level- sensible devices. (2) Edge-serative devices B Consider the enable signal, 3 Consider the Clock signal, Consult & operational When the clack signal goes from low to high on from Cerult & not operational high to low, the concult Thes is called level triggering. B operateonal. This Bs (A) SR Latch with control Elp: called as edge tragering. (\mathbf{A}) SR FLEPtop. 2 s Q Q EN CIF a FLIPFLOPS > The state of a latch on a Alphop is switched by a change on the combol CIP. This momentary change to called a trager. -> The signal transform & causes (o to 1, 1 to 0) is said to tragger the Aleptiop. SR FLIPFLOP [SR - Set Reset] ... Dedge briggering. Bymbol : S Q CIK ā R



D-FLEPflop : Engerree.com / Delay]. -> The D-fleptlop is constructed from SR fleptlop. -> Used when we have to store only the data. -> From the truth table of SR flepflop, A & observed that to produce a output (0 or 1), S and R values are complement of each other. -> 80, constand of using two challedual in puts, (B, R), a single enput D' as used. Symbol :0 D- Flip flop : 0 \mathcal{D} ନ୍ଦ୍ (1k CIL Q, Q 1) Truth Table for D- FREPADP:-Qn+1 CIK \mathcal{D} an (memory) О х 0 l О 1 ł Character Bte Table :. Ð -> The char. Table & used to food out the Value of Qn+1 which is dependent on Enput and preveous state. Qn+1 \mathcal{D} Qn Next State, Qn+1 = D O О 0 0 О О l 1

۲ CharacterBle Table EnggTree.com chan. Table & used to fand out Qny, ->me on thruit and preutous state. which B dependent To find next state (Qn+1). J Qn+1 Κ Qn yan 0 0 0 О 0 3 ł 00 0 01 11 0 10 1 1 2 D D Ο ь 3 0 1 0 0 3 2 4 1 0 0 5 0 I 6 Next State, /toggle 1 0 aden = Jan +Kan Qn+1 -1 0 I 7 3 Excitation Table :0. (A.) State diagram: Two ilps . Qn, Qn+1 JX/1X Two olps : J, K JK Qn anti J K Ø Ō ο. ×· 0 x 1 JK/XI О χ) χ 0 T- FLIPFLOP! [T- Toggle]:. -> T- flepflop & used when we want only toggling action. -> JK flipflop B used to Obtach T- flipflop.

Symbol 30 EnggTree.com T- fliptlop :0 5 Т T Qn CIK Qn CIL DTruth Table for T-FF !! 2) Characterste Tableso CIK Qn+1 T -> Osed to Athd out next state (ant,) which is 0 x **Q**n Hemory dependent on *Bhput* and I Ø Qn Preveous State. I toggle state. Qn Qn Qn+1 1 О (an) О \mathcal{O} To find next state (On+1) !. 0 (Q_n) 1 (On 0 T 1 0 \mathcal{O} a) Tan+Tan = TEDan. I Neat State Quit = T() Qn. 3 Excitation Table :0 (4) time encoco State Diagham ?. Two Plps: Qn, Qm1 Th One Olp = T TIO Qn Qnti 7 Tlo О О 0 0 J Fli 0 I O

Master Slave Engetree.com flop :0 Race Asound CondPoson: -> Before the development of edge triggered Alipflop, the tomeng problem on level trygered FF was often handled by master slave FF. ->IR JK FF, Longeder the Physics J=1, K=1 and olp Q=0; when clock pulse & applied, the Olp WPIL change from 0 to 1 after the Arequal At. -> For J=1 and K=1 and Q=1, the O/PQ=0, after time At. Output will couldate back and forth between 1 and 0 for every Dt time period. -) At the end of the clock pulse, value of Q Co ambiguous. The is called race around Condetion. Thes can be avoided by master-slave JK FF. Slave. Master Q 1 Q CIR. o clk ā ĸ G ĸ Do -> The clock signal is diffectly connected to the master flepplop and B connected through threaten to the Slave flepflop. - > when clk P/p has the edge, master FF acts according to the JK elp but slave will not respond. -> when cik elp has -ve edge, slave FF. WPIL copy the moster ofp.

Downloaded from EnggTree.com

-> Masta doesnotinggroup to the feedback 6 from Q and Q since It regulies a the edge. -> Thus race abound condition is awothed here. a 7 CIK ā SLAVE MASTER \$ IF J=1, K=0, (+ve) CIK, the OIP of moster Q=1, which donke the conput I of slave FF when (-ve) CIK edge slave also set. Slave Coptes the outer of master. & When J=0, K=1 master resets the Q=1 of master which makes K CIP of slave set. slave FF resets on the assuival of trailing edge of clk. Thus Copythy action of master FF. & If J=K=1; master toggles on the edge of clock and slave FF toggles on -ve edge of clk. * If J=K=0, it doesnot produce any change. Integering of Flipflops: The state of FF & Swltched by a momentary change on the sput signal which is called as trigger. Clocked FFS are inggered by Pulses. Downloaded from EnggTree.com

Based on the spriggiffree. comerval or post on the clock during or at which traggering of FF takes place, Et B classified thto, (i) Level triggering (ii) Edge triggering. Level traggering 30 FFS are enabled high on low. The flippiop action is dependent on the entere period of the pube. Postove level trigeviting : Flap flop changes Ets State when clock is positive. Negative level treggerting: Fleptiop changes Ets state when clock is negative. Edge triggering :0 A clock pulse may be either postive On negative. A pasterve clk source remains at o' during the Arterval between pulses and goes to 1 dwiting the occurrence of a pulse. The pulse goes through two signal transitions: from o to 1 and 1-to 0. Paspere transpoon is defined as positive edge and negative transition is defined as negative edge. positive pulse 0 Negative pulse.

Simplefied characteriggitree. Borhie for all FF: Fos For . Tor For DFF For SR A(++) JKEF SR FF \mathcal{D} alt+1) or Q(t:+1) Q(++1) JK a(t) ${}^{\circ}$ Q(+) Q(L) . O 00 01. О 0 Q(t) I l L 1 10 Q(t) х 1 ExcRation Characteriatic Table :. \approx T \mathcal{D} J K R 9 Q(++1) alt) 0 O х 0 х O 0 Ø Ļ X 1 0 l 1 0 } 1 О х I Ø Ο. ι х 0 О I 0 I x l Characteristic (or) Next state egn for all FF: For SRFF -> Q(t+1) = 3+RQ For JK FF. -> Q(++1) = JQ + KQ For TFF -> Q(++1) = T + Q For DFF -> Q(++1) = D. FLIP FLOP CONVERSIONS :. PROCEDURE : 1.) Write the characteristic Table for the despired FF. 2) From the characteristic table, using Q(t) + Q(t+1) White the excitation table for the given FF. 3.) where the samplefied egn using k-map as a function of present state & desired Af Cips and Draw the equitralent dragsam. Downloaded from EnggTree.com





4) Derive Deby from Tagfree.com GRon. Desfred Soln K-map 1. for Q(++1) 1 \mathcal{D} Q(t)a О D 0 0 . 0 О ١ 0 0 1 0 1 Ο l 0 Sichar table of desired FF T= DDQ Possibilition table of gr FP Q D 5 FF Q ଢ > ck CLOCKED SEQUENTIAL CIRCUTS .. ANALYSIS OF -> The analyses consists of obtaining State table or state dagram for the geven time sequence of Phputs, outputs & Anternal states. -> A state table or state dagram are then presented to describe the behaviour of the sequenteal concurt. State Equation :0 The State equation specties the next State as a function of the present State and chputs. Finite State Machines :. -> All the State variables in sequential ceruct are behavy the nature. If the number of State variables is n', then the sequenteal

.



Þ	Soln: Note: 0/p <u>Step 1:</u> FF. 81ps	Er depends =) K J K	$\begin{array}{l} \log \operatorname{Tree.com} \\ \circ n & p \cdot 3 & e \\ 1 &= \infty \cdot y_2 \\ 1 &= \infty \\ 2 &= \infty \\ 2 &= \infty \\ 2 &= -\infty \\ 2 &$	ea. Pip	> Healy Hotel			
	$\begin{array}{llllllllllllllllllllllllllllllllllll$							
\$		STATE 7 FF 21ps J K J2 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	k_2 $y_1(t+t)$ 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 0 1	V_{3} $V_{3}(++1)$ O O O I I I I I I I	<i>€/p.</i> 2 0 0 0 0 0 0 0 0 1			
	Second form $y_1 y_2$ p_3 0 0 0 1 1 0 1 1	x=0 y, y ₂ 0 0 0 0 0 0 0 0 0 0 0 0 0	te table: x = 1 y_1, y_2 y_3 0 1 1 1 1 1 1 1 1	x=0 .Z 01p 0 0 0	z=1 2 0 0 0 1			

Downloaded from EnggTree.com

1.14







STA FROGTIGE COM. Step 2 1. O/P,S Ng FF 81P Ext ilp. & Pg Sam Q(++1) .DOr) Cout Q 9 x 0 О 0 0 D O Ø 0 0 0 0 Ο 0 0 0 I O 0 0 Ø Ο Ð 0 0 1 l Second form of State Table: Olp, S NS R(++1) 29 24=01 24=10 xy=11 xy=00 xy=10 29=11 ≈y=01 29=00 Q О) I 0 О D 0 0 Ð 0 1 1 I I О 1 STATE DIAGRAM ... Step 3: 0%0 11/0 01/1 10/0 \mathcal{C} colo Healy out Hodels :. 00/1 u_{I} 01 MOORE CKTS HEALY CKTS DIt's ap is a for of present DIt's OIP is a for of present State as well as present Elp. State only @ Ilp changes doesnot affect @II IP changes may affect the old of the clocut. the O/p. \$ 3) This cut requires more 3. It requires less no. of Here States for Amplementing no. of states for Emplementing the same Same function. function.

13 Examples for EthogRee.comcust % 1) A seq. CKt with Delay FF A and B has two Class I & y and one OIP, Z & spectfood by the following next state egn and olp egn. Draw the state ditigram and logic ditigram. $A(t+1) = \overline{xy} + xa$ B(++) = = = + xa z = b. Soln :0 For Delay F.F, GIL+D=D ... DA = xy + xa O|P| = bDB = Ib + xa olp depends only on present state) -> Moore ckt, External ip =) x,y. P.9 => A, B Loge Deagram : В -20 $z(\phi)$ DA A 3 CIK 3 A

STA	TE	TAB	LE						
East CIP & PS			, FF Elps		Ns		OIP		
a	4	P	B	DA	Dв	ALHO	B(++)	2	
0	0	0	D	.0	o	ο.	0	0	
0	0	0	4	0	1	0	1		1
0	0	1	0	Ø	o i	·0	0	0	
0	0	1	1	0	1	0			
0	1	Ø	0	t	0	1 1	0	0	
0	1	0	1	1	1	I.			
0		1	D	1	0	1	0	0	
0	1	t	1	1	1	1		(è-
			Dov	 vnloade	d from En	 ggTree.c	;om		+



3) A Syntheorous seq. etc. has 3 delay FF, one
$$lp \ge 1/4$$

It is described by the following Pip function,
 $D_{A} = (BE + BC) \times + (BC + BE) \cong$ (Healy Hodel).
 $D_{B} = A$; $D_{C} = B$ (Healy Hodel).
 $D_{B} = A$; $D_{C} = B$ (Healy Hodel).
 $D_{B} = A$; $D_{C} = B$ (Healy Hodel).
 $D_{B} = A$; $D_{C} = B$ (Healy Hodel).
 $D_{B} = A$; $D_{C} = B$ (Healy Hodel).
 $D_{B} = B + BC + BC + BE = B$
 $= (B + BC) \times + (BC + BE) \cong$
 $= (B + BC) \times + (BC + BE) \cong$
 $= (B + BC) \times + (BC + BE) \cong$
 $= (B + BC) \times + (BC + BE) \cong$
 $= (B + BC) \times + (BC + BE) \cong$
 $= (B + BC) \times + (BC + BE) \cong$
 $= (B + BC) \times + (BC + BE) \cong$
 $= (B + BC) \times + (BC + BE) \cong$
 $= (B + BC) \times + (BC + BE) \cong$
 $= (B + BC) \times + (BC + BE) \cong$
 $= (B + BC) \times + (BC + BE) \cong$
 $= (B + BC) \times + (BC + BE) \cong$
 $= (B + BC) \times + (BC + BE) \cong$
 $= (B + C) \times + (B + C) \times = D \oplus$
 $= (B + C) \times + (B + C) \times = D \oplus$
 $= (B + C) \times + (B + C) \otimes$
 $= (B + C) \times + (B + C) \otimes$
 $= (B + C) \times + (B + C) \otimes$
 $= (B + C) \times + (B + C) \otimes$
 $= (B + C) \times + (B + C) \otimes$
 $= (B +$

Step & :. StatenggTreetcom								
Ext CIP & PO	FI	E Pips No						
XABC	\mathcal{D}_{A}	$\mathcal{D}_{\mathcal{B}}$	De	A(1+1)	Bltt	C(++)		
0 0 0 0	1	0	0	1	0	0		
0001	0	0	0	0	0	0		
0010	0	0		0	0			
0011		0	1	I	0			
0 0 0	1	_!	0	1		0		
0	0	1	0	0	1	0		
0 1 1 0	0)		0		1		
		1	1	1	I	I		
	0	0	0	0	0	0		
1010	0	0	0		0	0		
1011	0	.0		0	0			
1100	0	0		0	0	1		
1 1 0 1	1 I		0	0		0		
1110	0	1	0			0		
1 1 1 1	0	1	1	0				
Qaar I A		32.09		0	1	1		
Com form	of 3.	ate	table	.	· ·			
ps	x	-0 ^	19	2=	,			
ABC	PB	C	/	n B	C			
0.00	1. 0	0		0 0	0			
001	0 0	0		0	0			
	0 0	0						
010	0 0	1		0.0	1			
0.11	1 0	• 1		1.0	1			
100	1 1	0			n			
101		0		, <u> </u>	0			
	0 1	0		· /	1			
	0 1	1		0)				
111	1 1	1		l	1			

•



15

STATE REDUCTION \thickapprox -> Destyn process, Consider the process of monimizing the cost of theonal ckt. -> The two most reductions are reduction in FFL and reduction the no. of gates. > In state reduction, reducing the no. of states the sequential conclust without alterty the Elp and olp relation. -> The two states are said to be equivalent, of for each set of PIPS, they give exactly the same olp and send the ckt either to the same state or an equivalent state. -> When two states are equivalent, one of these can be removed without attering the FIP & olp relation. -> The states manked preside the concles are denoted by letter moterd of behavy value. Steps to Reduce :0 1.) Find which states are equal along with the O/p. 2.) If two ase equal, replace one by the other. For (g) of a = b, whole we remove b, sub b=a. Porsil) Reduce no. of state the the following State table and draw the reduced State dgm. OIP NS PS 2=1 2.20 $\alpha = 1$ 2:0 0 f Ь O a d f 0 C O Ь 0 О 0 C d 9 1 a 0 C d 0 ef gh 0 Ŧ Ь - 1 h Į \mathcal{O} 9 0 9 a


2.) MPnPmPze the StaggTreetcolf Shown belows. NS, z (dp) PS $\propto = 1$ 2=0 0,0 B,0 A Bio D,O B C BIO C10 C, 0 \mathcal{D} E,1 E $\mathcal{D}_{i} \mathcal{O}$ B10 Soln :0 OIPIZ Ng Рg x = 1 $\alpha = 1$ 2=0 x=0 ¢ A 0 0 \mathcal{B} A 0 \mathcal{D} 0 B В 0 0 C ${}^{\mathcal{B}}$ C X 0 ÉB 4A ۱ \mathcal{D} 0 0 D E B χ-2.) C = A EBB č.) Reduced state table:0 OIP, Z N.g Ps 2= x=1 x=0 120 0 0 A ${}^{\mathbb{B}}$ A О 0 D В В 0 ۱ A D \mathbf{B} State dragram : 110 FA 010 10 011 B \mathcal{I} 010 110 •

$(\mathbf{x})^3$	Reduce	the	no.E	nggTreedon	tes Pn	the fol	lowing 17		
VIL	State 7	able	and E	a) tabula	te lhe	reduced	State table .		
	(b) Starting from State a and PID Sequence								
	0 11 1001	01110010011 determine the Olp sequence for the							
	geven r	educed	ta	ble.					
	Solneo						_		
	PS		Ng		01	P	4		
		2	x=0	$\infty = 1$	x=0	1=2	4		
	-> 0	2	F	Ь	0	0	1		
	-> E	5	d	¢a	0	0			
1	X->CO	2	f	ęь	0	0			
	-> 0	1	9	2	1	0	$\mathcal{O}d = h$		
	$x \rightarrow C$		d	C	0	0	(D) = 0		
		£	f.	Ь	1	,			
			9	Kd	0	1	3 a=c		
		-	0	a	1	0			
	x->C	h	9						
	Reduced	Sta	te ta	ые / Т.	hansten	table	20		
,			Ng		DIP,	2			
	Pg	3	=0	$\alpha = 1$	x=0	$\alpha = 1$			
		T	f	Ь	0	0			
			d	a	0	0			
	0		9	a	1	0			
	1		F	Ь	1				
	9		9	d	0				
				. ,	•				

R)	Ilp gequence	e State Engg	Tree.com	Olp sequence.		
	0	a->.	f	0		
	1	f->	Ь	1		
	1	b->	a	0		
	1	a->	Ь	Ð		
	0	6->	d	ο,		
	0	d->	9 '	· 1		
	1	9->	d	1 -		
	0	ds	9	I		
	0	9->	9	0		
	i I	9-	d	J		
	1	d->	a	0		
	,					
	STATE	ASSIGNMEN	IT SO			
	Things	passible ben	ry State	e assignments,		
	for three	bits, pose	sue su	ates ->8]:		
1	State	Assignment 1	Ass-2	Ass-3		
		BARARY	Gray code	2 One-Hot code.		
	a	000	000	00001		
	b	001	001	00010		
	C	010	011	00100		
	d	011	010	01000		
	e.	.100 '	010	10000		
			,			
	x6 On	y for An	e States	3.		

1.) Reduce the followinggTreestonte dragram and 18 draw the reduced one. 010 1/0 011 a (00 0/1 110 110 (0)b 110 Sanso Let us assign state for the given brazy values. a >00 ; b >01 ; c >10. ; d >11 State table :0 NS OIP Pg x=1 ×=1 x=0 2=0 Dd≡c Ь a \mathcal{O} 0 a d \$b 0 ь t Q b=c a C 0) a C d 0 a C 1 Reduced State table :. State dragram. OIP. NG Pg 010 $\alpha = 1$ X=0 $\propto =1$ 110 $\alpha = 0$ 0 Ь Ø a a 0 a Ь 1 a b 110 0/1 Reduce the following State dragram I draw the reduced one. 000 010 010 10 010 00 10 10 9 th010 Ih e 06 1/1 Downloaded from EnggTree.com









Unu	sed	Ha	tes	are	Ingg	nos.an		don4	Care	- As	
STA	TE	TAB	LE'		l	ເບັປ	9	the ne	at.94 FF 81	ate &	
\approx	~	~	m		NS			01	P		
Δ.	PS	c I	A	B C	A	$\frac{\alpha = 1}{BC}$		x=0 x=1			
	0	0	Y	x X	X	х×		×	Х		
0	0	ĩ	ô	01	0	10		0	0		
O	Ĩ	0	0	1.1	1	00		0	0		
0	1	1	0	01	1	00		0	Ĩ		
1	0	0	t	01		00		0	1		
l	0	J.	0	01		xx		X	×		
t	t	0	X	XX		× ×	1.7	x	x		
- 1	1		X	ХX			4		4	O/p	
Eα	t ilp	A PS			РЪ	1		a B	SR	. 4	
x	A	BC		A(++)	BLH,	v c(t+1)	SA N	ABNE		V	
0	0	00		X	x	×	XX	XX	XX	ô	
0	0	01		Ø	0	1	01	20	10	0	
0	0	10		0)		OX	20	NO	5	
0	0	11		D	Ø	I	ΟX	01	20	0	
0	,	00		1	Ø	J	χo	οχ	10	0	
~	1	01		0	Ø	1	01	οx	XO	0	
0	1	10		X	X	×	XX	XX	ΧX	×	
0	l,	10		x	×	X	XX	XX	XX	X	
U	1			×	x	x.	XX	XX	XX	×	
l	0	00		0	- F	0.	OX	10	01	O	
l	0	01			'n	0	10	01	OX	D	
1	0	10		ા	0	0	10	01	01	0	
1	0	1		t.	0	0	xo	ox	ox	1	
1	t	00		1	0		20	0~	01		
1	t	01		}	0	0	XU	.07	~~	2	
	t T	10		×	Х	×	XX	XX		X	
Ţ	, ,	1		x	x	x	XX	XX	XX		
	1	()									
			Dov	vnload	ed fro	m Eng	Tree co	om 丨			







COUNTERS :0 EnggTree.com A sequenteal circuit that goes through a prescribed sequence of States upon the application of April is a Counter. -) It B also used to count the number of clock pulses . -> Counters are used for. Counting the occurrence of events. They consists of a series of F.F which undergo a sequence of States due to the applituteon of clock pulses. Types of Counters :0 \approx Counters ______ Series / serial / Asynchronous/ Ripple. -> Synchronous / Paralleli. Synchronous' Counter. Asynchronous Counter () Clock pulses are not given O clock pulses are given Imultaneously for each Simultaneously to each flepflops. flophop. (2) Clock the for one FF B (2) Common external the old of the previous clock for all the FF (may be Q or Q). flepflops. -> Counter may be up or down counter -> Each of the Count of Counter is called the state of the counter. Modulus of the counter :0 The no. of states through which the counter passes before returning to the Steady State B called Modulus of the counter. (Hod) modulus of the counter -> No. of distinct counts chiluding Zero.

n-bet counter weltinggaree.com F.F and a states, and devides the Elp frequency by and. Hence # to a devide by an counter. (a): 2-bet counter -> 2 F.F -> 2 = 4 States. It is a MOD-4 Counter. -> NO. OF F.F's requised to construct a MaD-N Counter is given by NE2n n-> no. of FFS. Counting of a counter -> Sequential counting (up/down) > Non- sequenteal counting. & Next State of a counter is purely depends on the present State only. Asynchronous Inputs :0 Asynchronous cip affect the F.F. O/p independently of the gynchronous Elps and clock Elp. PRE, CLR -> These Elps can be used to get FF to 1 (or) reset to 0 regardless of the elp and clock pulses. PRE F.F Response. PRE CLR Not used 0 0 Q = 1L 0 Q = 0О clocked operation. CLR Asynchronous Counter uses TF.F to perform Counting fn. The actual hardware used is J-K F.F Connected B Toggle mode [J=K=]. Delay F.F may also be used. Up- counter -> 0-1-2 ---- 0 Down- counter -> 0-7-6-5 ---0





Fox Ripple down Engertreencom [using DFF]. High TB 9B Te GA କ QA Qa using (J-K) Fliptop:. JA High J_B QB GA Je QC. QB. Re KB. QA Kc Up - counting custing D FF (3-6A). D GA QB Qc \mathcal{D}_{c} Q. \overline{q}_{B} QA Design of UPLDOWN RIPPLE COUNTER: hegh JA QA JB GB Qc G_B Re Qn KB КA M=0 ->up counting H=1 -> down counting. Logic Ion M - Senables Gates IA 2) - up albables Gates 324 J Counting Logic Oon M -> Enables AND gates 324) Disables AND gates 122 Country.

DESAN OF ASYNCHERSON COUNTER:
Desgin Had-3 reple counter:
Desgin Had-3 reple counter:

$$2 \le 2^2$$
 BA $-1-2-0$ BA BB
 $3 \le 2^2$ BA $-1-2-0$ BA BB
 $3 \le 2^2$ BA $-1-2-0$ BA BB
 $3 \le 2^2$ BA $-1-2-0$ BA BB
 $3 \le 105$ Had points are required.
High -12 BA -10 (BCD / Decade ripple countes:
 $10 = 10$ BCD / Decade ripple countes:
 $10 = 54$ $= 54$ FFS are
 $10 = 54$ $= 54$ FFS are
 $10 = 54$ $= 54$ FFS are
 $10 = 310$ $= 0$
 $10 = 10$ $= 0$
 $10 = 10$ $= 0$
 $10 = 10$ $= 0$
 $10 = 10$ $= 0$
 $10 = 10$ $= 0$
 $10 = 10$ $= 0$
 $10 = 10$ $= 0$
 $10 = 10$ $= 0$
 $10 = 10$ $= 0$
 $10 = 10$ $= 0$
 $10 = 10$ $= 0$
 $10 = 10$ $= 0$
 $10 = 10$ $= 0$
 $10 = 10$ $= 0$
 $10 = 10$ $= 0$
 $10 = 10$ $= 0$
 $10 = 10$ $= 0$
 $10 = 10$ $= 0$
 $10 = 10$ $= 0$
 $10 = 10$ $= 0$
 $10 = 10$ $= 0$
 $10 = 10$ $= 0$
 $10 = 10$ $= 0$
 $10 = 10$ $= 0$
 $10 = 10$ $= 0$
 $10 = 10$ $= 0$
 $10 = 10$ $= 0$
 $10 = 10$ $= 0$
 $10 = 0$ $= 0$
 $10 = 0$ $= 0$
 $10 = 0$ $= 0$
 $10 = 0$ $= 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$
 $10 = 0$









3.)	Design of	BCD/DE	gTree.co	400-10 m	Counter	using JK	FF.
	Soln'						
	Sequence 0-12-3-4-5-6-7-8-9-0.						
	N = l	o ; 10	524	p.	5=>4(AB,C,	(م
	State da	gram!					·
	(100	and young					
	(011)	-	200				
	X			e de la	2		
	(0110)		\frown	(001)			
		(0101× 6	0100	Je Je			
	State Tab	le :. !			4	,	
	PS	NS		FF	FIPS		
	HBCD	ABCD	JA KA	JB KB	JC KC	Jo Ko	
	0 0 00	0 0 01	οx	οx	ΟX	IX	
	0 0 01	0010	οx	O X	1 ×	. × 1	
	0010	0011	οх	οx	XO	IX	
	0011	0100	D X	1 X	XI	XI	
	0100	0101	οx	XO	0 X	1 x	
	0101	0 110'	οx	XÓ	IX	* v i	
	0 1 1 0	0 1 1 1	οx	XO	XO	IX	
	0 1 1 1	1000	LX	X /	XI	Y I	
	1000	1001	xo	рх	OX	IX	
	1001	0000	XI	bх	OX	XI	
	1010	XXXX	XX	× x	XX	xx	
	1011	XXXX	XX	x X	XX	XV	
	1100	XXXX	XX	XX	x x	xx	
	1101	XXXX	X x,	XX	XX	xx	
	-1110	XXXX	XX	xx	x x	XX	
		XXXX	XX	хx	XX	x	
	Kmap for	Je:-		XK	9_11		
	AB 00			AB 00	01,1	1 10	
	00		Ta = BCD	00 X	XX	X	
	01			OIX	XX	X	
	11 7	x x x	$k_{\rm A} = D$	11 ×		X	
	to X	XXX		10	14X	X	



A. Design of MOD-6 EngyTree. CONE/GRAY LODE: M Seq. CKt using JK Flipflop. Solno Unit distance code -> Gray code. 3 F.F's are required .: N=6 ; 6 5 23 Let ps be (A,B,C). State Dagram 20 000 00, 110 OK State Table :0 Pg FFF NS Phputs θ JA B C A В Kp $\mathcal{J}_{\mathcal{B}}$ KB F Kc 0 00 0 0 I 0 х х 0 l х О 0 1 х O Х ь 1 X 1 0 0 10 0 X 0 1 0 X Х D 0 х X 0 0 O 1 X X t I l X 0 X 0 0 0 0 X 0 0 x 1 × 1 1 0 X × χ х х $^{\sim}$ x X 0 × х × х \boldsymbol{x} x x $x \times x$ JA: fr Kmap Kai AB BC 01 00 10 01 A Х 0 χ O χ X x γ KA = C JA = BC Ko: J_B ю 11 01 BCOO 10 11 01 X х 0 χ X D X χ × X KB = AC Downloaded from EnggTree.com



30



1.) Design a Synchrono Engglise en that counts the sequence 0,1,2,3,4,5,6,0 using JK flip flop. Max. count & 6 ; $6 \leq a^3$ Soln : : 3 FFS are required Let P.S be P,B,C State Dagram :0 000 00) 10 01 1000 State Table:0 ilps FF NS Pg Jc Kc KB JB JA KA BC B A A C . 0) Х 0 0 O × 0.0 0 X 1 0 Ø X 0 γ 1 I 0 L 0 x X 0 1 1 × Ο ١ Ø t 0 0 × x × X × 1 0 1 X x X X X × D 0 0 х 0 0 х L l х 0 х 0 1 X 0 1 ١ 1 Х 1 0 00 x 1 D 0 ۱ x X X XX х х х х X unsed state -> 3,7. K-map for JA 3:300 BCOO A 01 10 /1 01 O x 0 X I X X ۱ X х x \mathbf{x} JA=B KA = B JB A 11 10 01 JB=C 01 10 X X × 0 1 0 γ X J $K_B = 1$ x X X x Jacksc À 01 11 10 00 n 10 01 Jc=B X I X X χ X 0 0 Kc=1 x X ス I X ۱







Downloaded from EnggTree.com



Downloaded from EnggTree.com

	REGISTERS : EnggTree.com
	the amup of F.F to store a bihany rumber
\rightarrow	a matter apable of shifting behavy information
5	eather to the right or to the left is called
	Shift Register.
	The shift register permits the stored data to
-	nove from a particular location to some other
	location wahth a register.
	Two methods of shifting :0
,-)	Sartal Shiptong: (4 clk puble regulared to shift a 4-bit data).
	-> shifting one has at a time for each clock
	Pulse, beganing with either MSB or L3B Bh a
	Sental fashton.
Q.)	Parallel 31945mg :0
	-> All the data get shifted simultaneously.
	during a single clock pube.
	-> It & much faster than sental shifting.
	Class Pflcatton of Shift Registers :.
	1) Sontal-th Sental- Out (SISD)
	(2) Serial-A Parallel-out (SIPO)
	3 Parallel-in Sertal-out (PISO)
	(Parallel-the Parallel-Out (PIPO).
	SERIAL -IN SERIAL-OUT %
	The type of Registers accept data
	soreally (Re) one bit at a time on a simple
	Elp lene.
	Data can be shifted either right or left with
	1) Shipt Right Register
	(2) Shift Left Register.
	Downloaded from EngeTree com






PARALLEL-IN PARALTEL. COM 07 :0 P $\mathcal{D}_{\mathcal{B}}$ GB · \mathcal{D}_{C} Do GA QD Qc. Do CIL QB. QD, RA Pahallel Olp data. -> Single clock pulse is enough to got the Olp data Simultaneously. -> Ilp data is also simultaneously applied. UNIVERSAL SHIFT REGISTER :0 -> A reglater which is capable of shifting data both to the right and left is called bidPrectional Shift regester. -> A regester that can shift on only one direction is called Unidirectional Shift regilites. -DIF the register has shift and parallel load capabelities, A is called Shift register with parallel load (or) Universal Shift Register. Mode Control Register Operation a, 30. No change -O 0 Shift - Right 0 ShPft - Left 0 ۱ Parallel load. 1 1 Universal Shift Register has A D. F.F.S which get Plp from a <u>AXI muse</u>. According to the selection line, A performs Shifting and parallel loading.

2.) Soul to Parallel Engo Freecologn :0 Serial in parallel out Shift registers are used. 2.) Parallel to Sertal Conversion: Parallel & serval out Shift registers are used. . . Shift register counters A.) Used as counter. A Shift register with the sontal opp connected back to the sental PIP PS called Shift register counter. 5.) Pseudo - Random Bithary Sequence Generator (PRB3) 6.) Sequence Generator 7.) Sequence detector. SHIFT REGISTER COUNTER :0 These regesters are obtained from serial in serial out shift registers by providing feedback from last flep flop to the clp of first F.F. Types: (1) Simple Ring Counter (or Ring Counter. @ Twisted Ring counter / Johnson counter/ Switch - tall counter. King Counters :0 Q OIP of each Stage Connected to D CIP of next stage and the old of last stage ls fed back to the lip of the Arist Stage. PREI GD Dc Qc $\mathcal{D}_{\mathcal{D}}$ \mathcal{D}_{B} Q 9B O D A ً CLR





	SEQUENCE DETENTER.com
	A sequence detector accepts an Biput as a string
	of bits : effher 0 or 1. Its output goes to 1 when a
	target sequence has been detected.
	Types ? 1.) overlap 2.) Non- Overlap.
	Overlap: The Athal briss of one sequence can be the
	Start of another sequence.
•	(Eq): To detect the sequence [101] for the Ilp string
	1101101011
	11011 detector with overlap X (1011011011, 1011 detector with overlap X (1010101010) 200001001001
	11011 detector without overlap X 11011011011
	WEthout Overlap: The Beauence detector with he previous allowed resots
	Esself to the Start state when the sequence has been detected.
1)	Design a 11011 Sequence detector using JK FF. Allow overlap. Adn.
	Step 1:
	To detect a 5, bit sequence, we need 5 state variables.
	Let & be A, B, C, D, E.
	State A -> Inneal State.
	Step 2 :-
	Do the transition for the expected sequence.
	E "10 B 10
	10 De C

Sequence -> EngoTree.com BCDE () If A detects I (past of the valit sequence) -> moves to B. [A has i] (2) It B detects I (second bit & Rost of valid sog) -> 100 vos toc [3 has 1] 3 If c detents 0 (3rd bA : P. V. Seg) -> moves to D [c has 110] (If D. deteds 1 (4th bPt & PVS) -> moves to E [D has 110] 5. If E detects 1 (5th bit 2 DVS), E has 11011, as last two bits are part of start of valid seq. As overlap is allowed, a bits (11) & avallable already. It has to dotect 3rd bit. 3rd bit detector Bs C. So & moves to c. Step 3 .: Insert the ? Ip that breaks the sequence: 010 11011 If A receives O, Photod of 1, A & not valid \bigcirc sequence, et stays over there. (2) If B detects 0, Photead of 1, sequence → 10, 8± is not a valid seq, so A moves to A to detect Valid seq. (3) Let B has 11 & C receives 1 chotand 0, sayunce 13 111. Last two bits form the prost of the valit Sog. To detect 3th bit, A has to move to 3th bit. detector. C. B. the 3rd bit detector. Hence At stays Br C Aself. (A) Let Chas 110, D receives O Anstead 1, seg-> 1100, Et B not a past of Valled Sequence. It moves to A agath to detect the Valiet sequence. E Let D has 1101, E receives O, Hoted of 1, say -> 11010, it & not valid seq. Hence A moves Downloaded from EnggTree.com

State Table	EnggTree.com							
Prese	Present state		X=0 X=1		- X -	J		
	A	A	B	0	0	Mander we'l		
	B	A	C	0	0			
	C	\mathcal{D}	C	0	0			
	D	A	E	0	1			
	EA							
we have	we have five states, N=5; N 22' => 522							
Pg	x-A	x-o x=1		Olp	sice required.			
9, 9, 9	3 9, 9,	9, 9, 9, 9, 9, 9,		43 X=0 X=1				
A->00	0 00	0 0	01	0	0			
B-> 0 0	1 00	0 0	10	0	0	1		
C-> 0 1	0 01	10	10	D	D			
D-> O I	100	0 1	00	0	0			
E-> 100	000	0 0	10	D	1			
Da	Da III							
X 4 4 4 42	4. 4. 4		FFR		5	OIP		
0 0 0 0	0 00	n	FA JB	KB -	C KC	2		
0 0 0 1	0 00		XC	X	O X	0		
0010	0 1	0		_X	×	0		
0011	0.00					0		
0100	000	v			X	0		
0101	V V V V	X		_X	O X	0		
0110	X X V			X	A_X_	X		
0111	X X V			X	X X	X		
1000	DOI		X	X	x_x_	X		
1001	010		0	x	LX	0		
1010	010			x	XI	0		
1011	110				o x	0		
1100	010	X		x				
11 01	XXV	N N			x x			
1110	Xvv	T x v				X		
	Y V V		X		X +	X		
	V X X	N X	X	XXX	X	X		





Engotion compete overlap: (Eg): 1011 Sequence OFF A >0 (A 110 @ Let A=1, B->1; 202->11 (Ant 11 (3) Let seq -> 10, c receives P I, O chosed 1. 0/0 (c) Seq ->100, not a valled 110 (A) Let sey ->101, preceives O Motend of 1, 302->1010 Part of valies seq. Hence moves to <u>C</u>. 1011 -> Sequence Detector without overlap: 110 1/1 010 C 110 1) If A-> detects O, holds these (2) Seg 1, B receives 1, Astend 0, seq >11 part of valled seq. 3) seq ->10, c receives 0 instead 1, Seq -> 100, Phralid seq, C -> A (+) Seq -> 101, D receives O instead 1, Bog -> 1010, Privalled sequence, D->A

UNIT- 111 EnggTree.com

COMPUTER FUNDAMENTALS

۱

Introduction :0 Computer architecture acts as the interface between the hardware and the lowest level of Saftware. Computer Architecture refers to * Attributes of a system visible to programmers like data types of variables. attributes that have a direct empact on the execution of programs like clock cycle. Computer Architecture is defined as study of the structure, behaveour and design of computers. Computer Organization :0 It refers to the operational units and their onterconnections that realize the anchitecture specifications. It describes the function of and design of the various units of digital computers that store and process orformation. The attributes on computer organization refers to -> control signals, memory technology & pertipheral threefore -> Data representation -> Ilo Mechanisme -> Addressing Techneques. Computer Aschetecture :0 It is concerned with the structure and behaviour of the computer. It childres the Proprintion formats, the chathedon set and techniques for addressing memory.

3 Memory Unit 30 EnggTree.com -> Memory unit is used to stoke programs and data. -> Memory is classified the primary and Secondary Storage. Primary storage 60 -> It is also called main memory. > It operates at high speed and it is expensive. -> It is made up of large number of semiconductor Cells, each capable of storing one bet information. -> These cells are grouped together in a fixed seze called word. This facilitates reading and writing the content of one word. -> Each word is associated with a distinct address that edentefts word location. A given word is accessed by specifying the address. Word length :. -> The number of bets on each word is called word length of the computer. -> The word lengths ranges from 16 to 64 bits. Programs must reside in the primary memory during execution. RAM: Random Access Memory -> Memory in which any locateon can be reached on a short and fixed amount of time by specifying Ets address is called random - access memory. Memony Access time 80 -)Time required to access one word is called memory access time. -> This thre is fixed and independent of the word being accessed.

1.

-> It typically ranges from few nano seconds (ns) EnggTree.com to about 100 ng. Caches 80 -> They are small and Fast RAM units. -> They are fightly coupled with the processor. -> They are often contained on the same contegrated concuts (IC) chip to achieve high performance Secondary Stage :. -> Secondary memory is used 't' when large volumes of data programs have to be stored. -> It & cheaper than promony memory and ets Capacity & high. -> Various secondary devices are magnetic tapes and desks, optical disks CCD-Rome) floppy etc Arethmetic and logic Unit 80 -> Most computer operations are executed on ALU. -> The arithmetic logic section performs arithmetic Operations such as addition, Subtraction, multiplication and devision. -JA single processor to control a number of external devices such as keyboards, displays, magnetic and optical disks, sensors and mechanical controllers. Control Unet 30 -> Control unit Co-ordinates the operation of memory, arethmetic and logic unit, thput unit and output unit in some proper way. -> Control unit Bends Control signals to other units and senses their states.

-> The actual transing signals that govern the transfer are generated by the control Cercuits. -> The data transfer between the processor and memory are also controlled by the control unet through temong segnals.

UNIPROCESSORS TO MULTI PROCESSORS The performance of the computer has drastically Proceased when the technology has drifted from uniprocessor systems to multiprocessor systems. * As the corre computing units were made more powerfuls the performance of the processor's also increased significantly. > uniprocessor system is a type of architecture that is based on a single computing unit. All the operations were done sequentially on the same unit. Multiprocessor systems are based on executing

https://mail.google.com/mail/u/2/#inbox/FMfcgzGqQvpffgnxCkLpCNTTvZgGmhpn?projector=1

Downloaded from EnggTree.com

5

6 EnggTree.com gristituctions on multiple computing units. * The multiprocessor anchitecture is based on Flynn taxonomy Flynn's taxonomy is a classification of Parallel computer architecture that are based on the number of concurrent Instruction and data Streams available "in the architecture". STOD > Single Instruction, single data MISD > Multiple Instruction, Single data SIMD > single Instruction Multiple data MIMD > Multiple Instruction Multiple data Single Stream multiple Single Single Instruction Single instruction Single Single data Multiple data SIMD SISD Nultiple Instruction. Unistruction Stream Multiple Multiple data Induction Hullfiple single data MIMD MISD SINGLE INSTRUCTION AND SINGLE DATA :of This is a uniprocessor machine which is capable of executing a single instruction operating on a ringle data stream.

(4)

* The machine instructions are processed in a sequentia manney and computers adopting this model are popularly Called Sequential computer * mast conventional computers have SISD architecture & All the Phythicitions' and data to be processed have to be Stored in primary memory. * The speed of the processing element in the SISD model is limited by the state at which the computer Can transfer "information internally". MULTIPLE INSTRUCTION, SINGLE DATA (MISD) * An MISD Iomputing System is a multiprocessor machine capable of executing different instruction on dyjerent processing elements but all of them operating on the same dataset. SINGLE INSTRUCTION, MULTIPLE DATA (SIMD) * This machine Capable of executing the same instruction On all the Cous but Operating on different data stream. * machines based on an SIMD model are well Suited to scientific computing since they involve lots of Vector and Matrix Operations. So that the 9 nformation can be passed to all the processing Element (PES) organized data Elements of Vectors can be divided Bothnidaded from EnggTree.com data cot

MULTIPLE INSTRUCTION, MULTIPLE DATA (MIMD) *This is capable of executing Multiple Pristivetions On multiple data sets. * Each PE 9n the MIMD model has Separate instructions and data Streams; therefore machine built using this model are capable to any kind of application + unlike SIMD and MISD Machine, PES in MMD Machines work Asynchronowsky.

INSTRUCTIONS -

An Instruction is a binary code, which Specifie's à basic operation for the computer'. * A computer hardware must speak its language. The works of a computer language

is called instructions and its Vocabulary is called an Instruction Set.

Operation code [op-code] defines the operation type operands define the operation of source and destination.

Instruction Set Architecture [ISA] :- describes The processor interms of what the assembly Downloaded from EnggTree.com

language programmer sees ; ie; the instructions and stegisty. Centre Games 31 Address Mode opcode. designates a Field that specifies splecifies the the operation to be memory address way the operant or or a processor performed. the effective regular address us aletermined Types of operations autorion * Data transfer between the memory and the processor regulations. * Arithmetic and logic operations on data. * program sequencing and control. awtowidsal with * Ilo transfer. Performing a basic instruction is represented in many ways: They are Ly 3- address instruction ana hample b 2-address instruction Daice 41- address instruction 4 0 - address instruction. Junio (gen) 3- ADDRESS INSTRUCTION + had an an sull let us first assume that this action is to be

accomplished by a single machine instruction. Futhermore, assume that this instructions Contains the momony addresses of the 3 operants - A, Band c This three address instruction can be prepresented as of raters to pet Symbolically as Add A, B, C L L operation destination operant. The general Pristiguetion format will be of this type operation Source 1, Source 2 Destination wawpsz augent 2-address Instruction := Farst of The manger i doltandan stand Add AIB V 1 1 destination which performs the operation B<[A]+[B] when the sum is calculated the securit is sent to the memory and Stored in location B, replaining the original content of this location. This means that operand B is both a Source and a destination the film that the

1 Address Instruction

Add A * means -> add the contents of memory location A to the contents of the accumulator regular and place the sum back into the accumulator.

4 Load A. Abbrd Lungitshing to the Store A. The probability of the

Zero address Instituction -In these Instituctions, the locations of all operands are defined implicitly. Such instituction are found in machines that store operands in a Structure are called a pushdown Stack.

Logical Instructions: AND, OR, XOR, shift

ARITHMETIC INSTRUCTION S.

* Data types * Integers : uningred, Signed, Byte, short, long. * Integers : uningred, Signed, Byte, short, long. * Real numbers : single precision (float), Double precision (double) operations

* Addition, subtraction, Multiplication, Devision.

Setting stranger in the

Downloaded from EnggTree.com

was a tawa

Sarigov



OPERATIONS AND OPERANDS

OPERATIONS OF THE COMPUTER HARDWARE !-* Every computer must be able to perform arithmetic. The MIPS assessble to assembly language notation

add a, b, c Instructe a computer to add the two variables b and c and to put their sum 9n à. Each MIPS aviithmetic instruction performs only one operation and must always have exactly three variables

* For example suppose want to place the Sum of fourson Measure tobre Entry the electrole into variable a

without the monthly to

The following sequence of Instructions adds the

add a, b, c: The Sum of band c is placed in a add a, a, d: The Sum of bicid and e is now in a' add a, a, e: The Sum of bicid and e is now in a' Thus, it takes three instructions to Sum the the four variables. The words to the right of the Sharp Symbol (;) on each line above are comments for the human reader and the computer ignores them:

OPERANDS :- " stat ant anals det

any kind of operations.

La operand must be from a limited number of Special locations, build directly in hondware called regulter.

Le Reguliers aue primitives used is a hardware design that also visible to the programmer when the computer is completed.

1 MIPS architecture has 32 bits oregisters and group of 32 bits are called word! Downloaded from EnggTree.com Word: The Naturally a group of 32 bite; corresponde computer, usually a group of 32 bite; corresponde to the size of a register in the MIPS architecture.

(D) MEMORY OPERANDS -

programming languages have

* simple variable that contain single data element.

* Complex data structures - avoing and structure These complex data structures can contain many more data elements than there are oreguleous in a computer

Data transfer instructions !-

* Arithmetic operations occurs only on register in MIPS instructions.

* Mips must include instructions that transfer data between memory and register. Such Downloaded from EnggTree.com

"Instructions are called data transfer 9netructions. * To access a word in memory, the instruction must supply the memory address.

memory :-

* memory is a large size and single dimensional array * The address acting as the index to that array starting at 0. <u>LODA</u> ;-* The data transfer instruction that copies data from memory to a register is traditionally called toad.

* The format of the load instruction is the name of the operation followed by the register to be loaded, then a constant and register used to access memory.

MIPS Address (LOAD)

* The sum of the constant provision of the institution and the content of the second oregular forms the memory address.

* The actual MIPS name for this instruction is Iw, standing for load word

Store -*The instruction complementary to load is called Store * It copies data from a regulator to memory

* The format of a store is the name of the operation, followed by the register to be stored and then offset to select the array element and finally the base register.

* The MIPS address & Specified is part by a constant and in part by the contents of a reguter. The actual MIPS name is SW standing for store word.

comments Example Name

32 Register

2³⁰memony words

\$80, \$51 \$ 20,369 Szero, \$20-\$23 \$ Vo - \$V1

They can be accessed quickly, In MIPS architecture, the data must be loaded into the register to perform anithmetic operation

Memory[0] Memory[i]

101 101

The contents can be accessed only after data transfer Instruction. MIPS

use byte addressing.

operation

U

SI=S2+S3. There are three operands in this Instruction. The data resides in the register-

SI=So-S3 There are 30perants 9n this register.

Si = S2+50 This is add immediate Instruction. It has two operants and one constant value

S1 = memory [S2+50] Data is transferred from memory toregula

memory[s2+50]=S1 Data is transferred trom register to memory.

Constant OR IMMEDIATE OPERANDS:-4 Constant Variables are used as one of the Operand for many arithmetic operations is Mips architecture. 4 Many times a program will use a constant is an operation. For example inviewenting an index to point to the next element of an array. Downloaded from EnggTree.com

EnggTree.com

Category

Anthmetic

173 at Charlett nor at \$4.

Add \$\$1,\$52, \$53

Sub s\$,\$\$2, \$53

Add \$51,\$52150

198 2919691

Datatransfer Lw\$\$1,50(S2)

and much back of

Sw \$51, 50(S2)

related transitions

Eg : add I \$3, \$58,10

This instruction is interpreted as addition of content of \$\$3 and the value 10. The sum is stored in \$83. Add I means add Immediate, since one of the operant is in Immediate addressing mode. * As per the design principle "make common case faster" the constant operands must be loaded faster from the memory. * Since constants occour more frequently in the instruction, they are mentioned in the instruction itself rather than to load from register. REPRESENTATION OF INSTRUCTION Signed and unsigned Numbers:-* A single digit of a binary number is thus the atom of computing, since all information is composed of binarry digits or bits. * This fundamental building block can be one or two values which can be thought of as déveral alternatives : high or low, on or OFF, time or false Or 1 Dr 0. Downloaded from EnggTree.com

ed)

Generalizing the point, in any number base, the Value of its digit d is where i starts at 0 and inviewes from right to left. a x Base AND DIT For example 10112 $= (1 \times a^3) + (0 \times a^2) + (1 \times a') + (1 \times a^0)$ represent = (11)10 the number the bits 0,1,2,3..... from = 8 + 0 + 2 + 2 slight to left in a word. 7654 3011 32 bit word LSB [Least Significant bit] : The Right most bit in a MIPS word [Bit 0] The Left most bit is a MSB[Most significant bit]: The Left mast bit]. MIPS word [Bit 31]. The MIPS word is 32 bits long . So we can represent 2³² different 32 bit pattern. It is natural to let these combinations represent the numbers from 0 to 232 * 16 [load byte] Sign-extends to fill the 24 left most bite of the register.

* 1h (load half) Sign extends to fill the 16 left-most bits of the register.

* Ibu (load byte unsigned) and

unsigned * Thu (load half-woord unsigned) for Inlegers.

Problem:-

Negate 2ten and then check the result by negating

-dten.

Negating this number by investing the bits and adding

+ 101 101 1111 101 101 101 111 11.00

1111 1111 1111 1111 1110 1,111 111 111

=) +2ten

Croining the other direction 1110 ուս առ ոսք առ հաւ առ 0000 0000 0000 0000 0000 0000 000 first inversion

0000 0000 0000 0000 0000 0000 0000

z) diter

In MIPS language, L> Reguler \$Soto \$\$7 map onto reguler 16 to 23. 1> Reguter \$ to to \$ \$7 map onto reguler 8 6 15. Hence \$50 means register 16 3\$\$1 means register 17. 5\$\$2 means register 18 4\$to means register 8. byti means register 9 and so on Examples: Translating a MIPS Assembly Instruction into a machine Instruction. * The real MIPS language version of the Instruction represented symbolically as add \$to,\$\$1,\$\$2 First as a combination of decimal numbers and then numbers a binarry The decimal representation is 32 8 18 17 From the about Segment. * Each of these Segment of an instruction is Called a Field # The First and last fields containing 0 and * The Second field gives the number of the register thotworloaded from EnggTree. com ce operand of t

Addition operation (17 = \$\$1) * The third field gives the other Source operand for the addition (18 = \$\$2) * The fourth field contains the number of the regular that is to receive the sum (8 = \$to) * The fifth field is unused in this instruction, so it is set to 'o'. Thus this instruction add segular \$\$3, to register \$\$2 and places the sum in register \$\$5, This instruction can also be supresented as fields of binary numbers as opposed to decimal. 000000 10001 10010 01000 00000 100000

6 bits 5 bits 5 bits 5 bits 5 bits 6 bits. INSTRUCTION FORMAT:-

* A form of representation of an instruction composed of fields of binary number. This layout of the instruction is called the instruction format.

* From counting the number of bits, MIPS Instruction takes exactly 32 bits - the same size as a data word.

* our design principle that simplicity favors regularity, all Mips Instructions are 32 bit long.

2.24

Machine language :-

Binary representation used for communication within a computer system.

22

<u>All</u> computer data sizes are multiples of All computer data sizes are multiples of the hexadefimal (base 16) numbers are popular. Convert by oreplacing éach group of four binary digits by a single hexadecimal digit and vice vous.

Hexaderimal binary 101 Thex 0111 13 0000 Oher FIID 14 8 here 1000 0001 1 nox 15 1111 2 her 0010 9 hex 1001 # 0011 3hex lohex 1010 0100 19/10 4 hex 0101 11 here 1011 12 hex Sher 1100 DIID 6 hex

Example : Binary to hexadecimal and Back. Convert the following hexadecimal and birary numbers into the other base. 01100100

ecas 6420 here.

and then the other direction.

0001 0011 0101 0111 1001 1011 1101 1111
MIPS FORMAT :-

MIPS Fields has two kinds of format such as (i) R-type (Or) R Format (for regulater) (ii) 1-type (Or) 1-Format (for immediate).

4.1.1011

(1) R-FORMAT

19 J. Sta

		ंग व्य	51613	Carib.	and at
OP.	rs	re	rd	Shamt	Funct
bbits	5bits	sbits	sbit	bbits	4 bit

OP => Basic operation of the Institution, traditionally called op code

rs ⇒ The first regulêr Source operand rt ⇒ The Second reguler Source operand rd ⇒ The reguler distination operand. It gets the result of the operation.

Shamt =) Shift amount. funct =) function. This field, of ten called the function function code, selects the specific variant

Example add \$8,\$9,\$10 //Sg=Sq+S10 Opcode = O(look up in table) funct = 32 (look up in bable) YS = 9 (1st operant) Yt = 10 (and operant) Yt = 8 (destination) Shambownfloaded from Engliphree.com

I-Format - EnggTree.com
The fields og i-format are
OP ris it constant (or) address
obite stite stite 6 bite.
* The 16 bit address means a load word instruction
can load any word within region of ± 215 or 32,768
bytes (+213 or 8192 words) of the address in the
base register rs.
* Similarly, add inneutro
no larger than Id
I-FORMAT Example.
MIPS Instruction : In \$10,1200(401)
opcode = 35 (work up intable)
rs = 9 (base reguler)
rt = 8 (destination regulet).
"immediate = 1200 (offset).
decimal representation
25 9 8 1200
1 35 1
binary represent
100011 01001 00000 000000010110000
Note: The meaning of the Yt field has changed for
this Instruction: in a load word instruction.
The st field specifies the destination register,

which realives Dewnloaded from EngerTreescent.

20

5

1.71

Stored - program CEASS Free com Today's computers are built on two key principles (i) Instructions are represented as numbers. (ii) programs are stored in memory to be read or written, just lieke data. 113 These principles lead to the stored - program Stored program concept. concept. the wat Memory seland of kotine! Accounting program (machine code) Editor program (machine code) processor c compiler !!! (machine code) payroll data Book text Jource code in c for editor program * The diagram Shows the power of the concept; specifically

* The diagram Shows the power of the concept; speathant memory can contain the Source code for an editor program, the corresponding compiled machine code the text that the compiled program is using and even the compiler that generated the machine code

Downloaded from EnggTree.com

ANNING INT

One consequence of Instituctions as number is that programs are often Shipped as files. of binary numbers # The commercial Implications is that computers can Inherit ready - made software. provided they are compatible with an existing instituction set.

* Such Binary compatibility often leads industry to align around a Small number of Pristructions Set architecture.

LOGICAL OPERATION

* The first computer operated on full words. It was useful to operate on fields of bits within a word or even on individual bits.

* Examining characters within a word, each of which is stored as 8 bits.

* The programming languages and Pristicution Set architecture to Simplify, the packing and Unpacking of bits Pinto words. These Institutions are called Logical operations.

Logical operation]	coperator	Java operator	MIPS Bastruction
Shift left	LL	LL	SIL.
Shift night	>>	>>>	Srl
Bit by bit PAKEload	estrom EnggTre	e.com	rand, and i

Logical operation	n C-operator Java operator HIPS Instruction
Bit by bit Actual	or, ori
Bit by bit Not	r N N Nor
* The first class	of such operations is called shifts
* They more all the	re bits in a word to the left or
sight, filling the	emptied bills with us.
Shif	+ Street Shirt or + 1 (3)
Left shifting by i bit us equivalent to multiplying the nur by 2 Gategony AND OR	Right shifting by i bit it equivalent to dividing the number by a^{1} . Instruction operation and \$\$1, \$\$2, \$\$3 \$= \$24.\$3 or \$\$1, \$\$2, \$\$3 \$= \$21.\$3.
NOR	nor $\$S_1, \$S_2, \$S_3$ $S_1 = N(S_2 S_3)$ nand $\$S_1, \$S_2, \$S_3$ $S_1 = N(S_2 S_3)$
ADD Immediate OR immediate	and $(4S_1, 4S_2, 100)$ $S_1 = S_2 = 100$ $Dri = G_1, 4S_2, 100$ $S_1 = S_2 = 100$
Shift right losical	$Sr[\$S_1) \$S_2, lo S_1 = S_2 < 210$ $Sr[\$S_1) \$S_2, lo S_1 = S_2 77 lo$

Downloaded from EnggTree.com

1. 2. A.

nggTree.com CONTROL OPERATION -Decision making and branching makes the powerful. Computer more Decision making :- Decision making in MIPS assembly language includes two decision-making instructions. conditional branches Branch if not Equal (BNE) Branch if Equal (BEQ) Ep: bne register 1, register 2, 4 Statement : Beg register 1, register 2, 4 In this Instruction, go In this instruction, go to the statement to the statement labeled 4 if the value labeled 4 if the value in regular 1 of register 1 does not is equal to the value of regular?. equal to value of oreguter 2. Conditional branch is an instruction that dequires the companison of two values and that allows for a subsequent transfer of control to a new address in the program based on the Dutionne of the Companion". Loops: Looping Statement is used to execute the Same task more than one time until certain condition gets failed.

E. compiling a while Enggrade.com

while (save [] == k]

i+=[1; en de la carra de manifesta en la tradición de la constante de la constante de la constante de la constante de

BASIL BLOCK

मल्ली जनक के ने मिल्ला को

* A basic block is a sequence of Instruction without branches and without branch targes or branch labele. * one of the first early phases of compilation is - breaking the problem into basic blocks. * It is useful to test for equality and inequality us poolably the most popular lest. * It is useful to see if a variable Ellers than another variable.

properties and all active out added of a contract

12 A PLAN LED STAR AND

the of the graph that is a

the strategy and

NON THEF SHE.

d line det

for example, a for loop may want to test to see if the index variable is less than 0. Pill and of 19-ra sent in a at

ADDRESSING MODE :--> The different ways in which the operants of an instruction are specified are called as addressing modes. > multiple forme of addressing one generally called addressing modes. The addressing moder are the following. * where the operant is a constant within IMMEDIATE ADDRESSING :-* has the advantage of not requiring an the gratition gitself. extra memory access to tetch the operant, hence will be executed faster, However the rize of operand * The Jump instruction format can also be is limited to 16 bits. considered as an example of immediate addressing Eg: ADD 3 [Add 3 to contents of acumulator OP rs rt Immediate Inmediate mode 22981 / 51 est * DIRECT ADDRESSING -* In direct addressing mode, effective address



* INDIRECT OR PSEUDO DIRECT PODRESSING -# In the mode, the offset value is Specified. Indirectly into the memory by the pointer available indirectly into the memory by the pointer available

* The address field of the Pristication contacts



* The operand of the instruction refers the control into the memory location indirectly by the pointed present inside the memory. Hence the pointer was direct to the operand.

REGUSTER ADDRESSING:-* It is the simplest addressing moder of all * where the operand is a register. * works must faster than other addressing modes because it does not involves with memory accesses. because it does not involves with memory accesses. * The stegister address is specified as a part of * The stegister address is specified.



E.g: ADD RI, R21R3.

5 Reguler Indirect Addressing: Lyworks on reguler and memory: operands. 4 operard. is located in the memory pointed by the neguler, which is located in instruction Memon Opude Reguters: Reguter memory Is the operand is obtained by the memory address which is located in register by Searching that memory location 9nto a memory. 6 Base or Displacement Addressing :-* The operand is at the memory locations whose address is the sum of register and a constant in the "instruction. * Also known as indirect addressing, where reguter acts a pointer to an operand located at the memory location whose address is in the EX: LW RO, 4 (#4000) register Ro > Rs 4 > OFF set value 1001 4000 -> Memory address. Downloaded from EnggTree.com

Memory opude Addre ss operant Reguler 7 pc- Relative Addressing. * The branch address is the sum of the pc and a constant in the instruction. * It is also known as program Counter addressing is a data or instruction memory location is Specified as an offset value to the Incremented. En: Beg Ry, R5; label. 1. R4= R5 Memory Opude Address PC @ Indexing Addressing :-* The address field refere to a main memory address and the onet reg contains a positive displacement from the address. * The steg refere sometimes explit and implict.

* Index register are used for "Herative task for share gnorementing or devrementing. 4 Auto Incrementing LAuto Decrementing. Auto Incrementing :-EXT Effective Address = A+(R) R'z [R]+1 to retruct morpos a nation Auto decrementing -EA = A+ (R] Sammar il at outor R=[R]-1 as atab a is Reg R Address A opuode SUN'SA. 2A=+7 7.1 Memor operand pointer to operand ains a set water while while and and a Der Der withing a wintron par late ant k si 2 and have will more to an and park The hitchis ismithance. anspor Downloaded from EnggTree.com

	Encoding of Machine Instructions 80
シ	To be executed tha processon, an enstruction must
	be encoded in a bimany pattern. such encoded instructions
	ase referred to as Machthe instructions.
P	The Astructions that use Symbolic - names and
	avonyms are called assembly language constructions.
->	The Astructions that perform operations such as
	add, subtract, move, shift, rotate and branch may
	use operands of different sizes such as 32-blt
	and s-bet numbers.
1	The Astruction Add RI, R2; Has to specify the
	the process to have the matter of the OP cade. If
	needed to extense, each reporter Addets, I have
	are needed to endeate that the Reaparts I land
	mode la used for each operand.
->	The chatriction Move 24 (RO), R5; Requises 16 6845
	to denote the OP code and the two registers, and
	Some bets to express that the source operand uses
	the Index addressing mode and that the chdere
	Value to 24.
	In all these examples, the instructions can be
	Encoded on a sample world.
7	The OP code for given chatriction refers to type
	of operation that is to be performed.
	Source and destination field refers to source
	and despination operand respectively.
\rightarrow	The "other that field allours us to specify the
	addepenal chromation that may be needed
	such as an endex value or an immediate operand.

-> Using multiple Eliggtige. coth can Amplement complex Astructions, clasely resembling operations en high level programming languages. The term complex chatruction set computers (CISC) refers to processors that use. -> Clac approach results on chastrictions of variable length, dependent on the numbers of operands and the type of address the modes used. -> In RISC (Reduced Orstruction set computers), any instruction occupies only one word. 8 7 7 10 OP code Source Dest other Pmpo (a) one-word chestruction OP code Source Dest other Phylo Memory address / Thmedeate Operand (b) Two-word Thetreeton Op code Ri Ri Ry Other Anfo (c) Three- operand Another on. (Fig) Fricodorg Pristrictoons onto 32-6/2 words. -> The RISC approach chooduced other restrictions such as that all manipulation of data must be done on operands that are already in regesters (Eg): Add RI, R2, R3. -> In RISC type machine, the memory references are limited to only Load Store operations.

Language 80 Assembly Level EngeTree.com It is a low-level language that allows users to write a program asing alphanumercc mnemorie codes, Astead of numeric Code for a set of chabuctions. Examples of a large assembly language of the present time is IBM PC Dos. High Level Language 50 It is a machine - independent type of language. It let users write various programs in such a language that resembles the English words (and alphabets) and all the familiar mathematical symbols. the very first high-level language was the COBOL language . C #, Python, etc - are a few examples of httph- level languages. Difference between Assembly language and highlevel language 80 Assembly Language High Level Language. 1.) The assemble language requires 1) High level language requires an interpreten/ compiler for an assembler for the process of. the process of Coversion. converseon. 2.) We perform the conversion 2.) We perform the conversion of of a high-level language theo an assembly language that a an assembly language and machine language. then onto a machine level language 3.) It is a machthe_Prodependen 3.) It is a machine -dependent type of language. type of language. A.) It makes use of the A.) It makes use of the English statements for openation. mnemonic odes for operation. 5.) It does not support for 5.) It provides support for low - level languages. Vanious low-level operations. 6) No code Compactness 6.) The code is more compact is present & this case. ch this case.

7.)	Accessing the hardware	7.) Accessing the handware
	component is very easy in	Component is very difficult
	this case.	the this case.
8.)	It & processon-dependent.	8-) It is processon - Independent
9.)	It has better accuracy.	9.) Accuracy to much lesser on the case.
10-)	An assembly language performs	10.) The performance of
	better than any high-level	Comparatevely not so good.
	ranguage, in general.	
11.7	It is shorter in assembly	11.) It is larger tha
	language.	high-level language.
12.)	Execution of code takes less	12.) It takes up more time
	time of this case because	for execution because &
	the code & not very large.	needs to execute a large
13-)	It is way more efficient	13.) It is comparately
	because of the shorter	less afficient because the
	executable codes.	executable Codes are
14.	Vala can da u u da	comparatively longer on length.
170	We can do that directly at a	14.) It is not possible to
	rigstate address on the	do so in the case of a
[man]	Readma of Participal	high-level language.
(000)	Endering of Foundations	-10
15.)	It is very alt fruit to debug	15.) It is very easy to
	and understand the Code	debug and understand the
	of an assembly language.	code of an assembly
		ranguage.

UNIT -IV: PROCESSOR

4.1 BASIC MIPS IMPLEMENTATION

The basic MIPS implementation that has three kinds of core instruction set such as,

- 1. The memory-reference instructions *load word* (lw) and *store word* (sw)
- 2. The arithmetic-logical instructions add, sub, AND, OR, and slt
- 3. The instructions branch equal (beq) and jump (j)

To implement the above three types of instructions for same method, but independent of the exact class of instruction. For every instruction, the **first two steps are identical**:

- 1. Send the *program counter* (PC) to the memory that contains the code and fetch the instruction from that memory.
- 2. Read one or two registers, using fields of the instruction to select the registers to read. For the load word instruction, to read only one register, but most other instructions require reading two registers.
- After the above two steps, the actions required to complete the instruction depend on the instruction class.
 - 1. Memory Reference
 - 2. Arithmetic- Logical
 - 3. Branches

After using the ALU, the actions required to complete various instruction classes differ.

- A memory-reference instruction will need to access the memory either to read data for a load or write data for a store.
- An arithmetic-logical or load instruction must write the data from the ALU or memory back into a register.
- A branch instruction may need to change the next instruction address based on the comparison; otherwise, the PC should be incremented by 4 to get the address of the next instruction.



Explanation of An abstract view of the implementation of the MIPS

- All instructions start by using the program counter to supply the instruction address to the instruction memory.
- After the instruction is fetched, the register operands used by an instruction are specified by fields of that instruction.
- > Once the register operands have been fetched, they can be operated on
 - 1. To compute a memory address (for a load or store),
 - 2. To compute an arithmetic result (for an integer arithmetic-logical instruction),
 - 3. To compare (for a branch).
- If the instruction is an arithmetic-logical instruction, the result from the ALU must be written to a register.
- If the operation is a load or store, the ALU result is used as an address to either store a value from the registers or load a value from memory into the registers.
- > The result from the ALU or memory is written back into the register file.
- > Branches require the use of the ALU output to determine the next instruction address,

which comes either from the ALU (where the PC and branch off set are summed) or from an adder that increments the current PC by 4.

The above figure 3.1 shows most of the flow of data through the processor, it omits **two important** aspects of instruction execution.

- 1. Data going to a particular unit as coming from two different sources.
- 2. Several of the units must be controlled depending on the type of instruction.

First aspect: Data going to a particular unit as coming from two different sources.

- > The value written into the PC can come from one of two adders.
- > The data written into the register file can come from either the ALU or the data memory
- The second input to the ALU can come from a register or the immediate field of the instruction.
- These data lines cannot simply be wired together so must add a logic element that chooses from among the multiple sources and steers one of those sources to its destination.
- This selection is commonly done with a device called a *multiplexor*; it is also called as *data selector*.
- The multiplexor, which selects from among several inputs based on the setting of its control lines. The control lines are set based primarily on information taken from the instruction being executed.

Second aspect: Several of the units must be controlled depending on the type of instruction.

Several of the units must be controlled depending on the type of instruction. For example,

- > The data memory must read on a load and written on a store.
- > The register file must be written only on a load or an arithmetic-logical instruction.
- The ALU must perform one of several operations

The **following Figure 3.2 shows** the data path with the three required multiplexors added, as well as control lines for the major functional units.

Control unit:

A control unit, which has the instruction as an input, is used to determine how to set the control lines for the functional units and two of the multiplexors.

Function of Third multiplexor

- The third multiplexor, which determines whether PC + 4 or the branch destination address is written into the PC.
- It is set based on the Zero output of the ALU, which is used to perform the comparison of a beq instruction.
- The regularity and simplicity of the MIPS instruction set means that a simple decoding process
- > It is used to determine how to set the control lines.



Fig 3.2 The basic implementation of the MIPS

Functions of Multiplexers:

The **top multiplexor** ("Mux") controls what value replaces the PC (PC + 4 or the branch destination address);

The multiplexor is controlled by the gate that "ANDs" together the Zero output of the ALU and a control signal that indicates that the instruction is a branch.

The **middle multiplexor**, whose output returns to the register file, is used to steer the output of the ALU or the output of the data memory (in the case of a load) for writing into the register file.

Finally, the **bottom most multiplexor** is used to determine whether the second ALU input is from the registers (for an arithmetic-logical instruction or a branch) or from the offset field of the instruction (for a load or store).

Function of Control line

Control lines are straight forward and determine the operation performed at the ALU. ALU can perform following operations:

- 1. Data memory read
- 2. Data memory write
- 3. Write operation on register



Instruction memory:

- The instruction memory need only provide read access because the data path does not write instructions.
- The instruction memory is called as combinational element because it will perform only read access.
- The output at any time reflects the contents of the location specified by the address input,
- > No read control signal is needed.

Program Counter:

- The program counter is a 32-bit register that is written at the end of every clock cycle
- > **Does not** need a write control signal.
- > The register containing the address of the instruction in the program being executed.

Adder:

The adder is an ALU wired to always **add its two 32-bit inputs** and **place the sum on its output**.

Fetching Phase:

- > To execute any instruction, must start by **fetching the instruction from memory**.
- > To prepare for executing the next instruction, must also increment the program counter
- So that it points at the next instruction, 4 bytes (PC+4).



for a write to occur at the clock edge.





1. Register file:

- > The register file contains all the registers and has two read ports and one write port.
- The register file always outputs the contents of the registers corresponding to the Read register inputs on the outputs
- > No other control inputs are needed.
- > Register write must be explicitly indicated by asserting the write control signal.
- > The register number to the register file is all **5 bits** wide to specify one of **32 bits** wide.

2. ALU:

- ALU takes two 32 bit inputs and produces a 32 bit result as well as 1 bit signal if the result is 0.
- The operation to be performed by the ALU is controlled with the ALU operation signal, which will be 4 bits wide.
- > The Zero detection output used to implement branches.

3. Data Memory unit:

- > The memory unit is a **state element** with inputs for the **address** and the **write data**.
- > It produces a **single output** for the **read result**.
- > Data Memory unit has separate read and write control lines for read and write operation.
- > Register file does not require read signal but memory unit needs a read signal
- Because the register file, reading the value of an invalid address can cause problems.

4. Sign Extension unit:

The sign extension unit has a **16-bit data input and that sign-extended into a 32-bit result.**

3.2.3. BRANCH INSTRUCTIONS:

There are two kinds of branch instructions are available

- 1. **beq**-branch equal
- 2. **bnq**-branch unequal

The beq instruction has three operands, in that

- 1. Two operands are registers that are compared for equality
- 2. **One operand** is a **16-bit off set** used to compute the branch target address relative to the branch instruction address.

The beq instruction has the following form

beq \$t1,\$t2,offset

To implement this instruction, must compute the branch target address

Branch target address = sign-extended off set field of the instruction + PC

Branch target address:

- It is an address specified in a branch, which becomes the new program counter (PC) if the branch is taken.
- If the operands are equal, the branch target address becomes the new PC, and it is called as branch is taken.
- If the operands are not equal, the incremented PC should replace the current PC and it is called as branch is not taken.
- > The branch data path will perform **two kinds** of **operations**:
 - 1. Compute the branch target address
 - 2. Compare the register contents.
- To compute the branch target address, the branch data path includes a sign extension unit
- > To perform the compare, need to use the register file
- Adder circuit is used to compute the branch target and it is sum of the incremented PC and sign extended lower 16 bits of the instruction shifted left 2 units.
- Control logic is used to decide whether the incremented PC or branch target should replace the PC, based on the Zero output of the ALU.



	register to perform LAU operation	another operand from sign extended 16 bit offset field from the instruction to do address calculation
2	ALU result has stored in the destination register	ALU result has stored in the load

> For these two different kinds of instruction classes need to make single data path.

It can be obtained by using single register file, single ALU to handle both types of instructions and multiplexers.

- To create a data path with only a single register file and a single ALU, need to provide two different sources for the second input of the ALU.
- Because both instructions has first operand as register and second operand is different.
- Two instructions have two different formats to store result so need to support two different sources for the data stored into the register file.
- > For that need two multiplexers, one multiplexor is placed at the ALU input and another at the data input to the register file.



Fig 3.4 Data path for the memory and R-Type instructions

- > Combine the simple data path for the core MIPS architecture.
- It can be obtained by adding the data path for instruction fetch and the data path from R-type and memory instructions and the data path for branches that is shown in the above figure 3.4
- The branch instruction uses the main ALU for comparison of the register operands. So need to use the adder circuit for the data path components of branch instruction
- An additional multiplexor is required to select either the sequentially following instruction address (PC + 4) or the branch target address to be written into the PC.
- > To complete this simple data path, must add the control unit.
- The control unit must be able to take inputs and generate a write signal for each state element, the selector control for each multiplexor, and the ALU control.
- The ALU control is different in a number of ways, and it will be useful to design it first before design the rest of the control unit.
- The Simple data path for the core MIPS architecture by combining elements required by different instruction classes as shown in fig 3.5.



In following figure 3.6 shows how to set the ALU control inputs based on the 2-bit ALUOp control and the 6-bit function code.

Instruction opcode	ALUOp	Instruction operation	Funct field	Desired ALU action	ALU control input
LW	00	load word	XXXXXX	add	0010
SW	00	store word	XXXXXX	add	0010
Branch equal	01	branch equal	XXXXXX	subtract	0110
R-type	10	add	100000	add	0010
R-type	10	subtract	100010	subtract	0110
R-type	10	AND	100100	AND	0000
R-type	10	OR	100101	OR	0001
R-type	10	set on less than	101010	set on less than	0111

Fig 3.6 The ALU control inputs based on the 2-bit ALUOp control and the 6-bit function code.

- When the ALuOP is 00 or 01, the ALU action does not depend on the function code field.
- We do not care about the value of the function code and the function field is shown as XXXXXX for 00 and 01 values.
- When the ALUOP value is 10, then the function code is used to set the ALU control input.

Multiple levels of decoding functions:

- 1. The main control unit generates the ALUOP bits.
- 2. ALUOP bit is used as a input to the ALU control.
- 3. That ALU control generates the actual signals to control the ALU unit.

Mapping 2-bit ALU Op field and 6-bit funct field

- There are several different ways to implement the mapping. From the 2-bit ALUOp field and the 6-bit funct field to the four ALU operation control bits.
- There are 64 possible values are available for function field in that small values are used more frequently.
- > The function field is used only when the ALUOP bits equal to 10.
- A small piece of logic that recognizes the subset of possible values and causes the correct setting of the ALU control bits.
- > To design logic first we have to create a truth table for the function code field and the ALUOP bits.

Truth table: It is a representation of a logical operation by listing all the values of the inputs and then in each case showing what the resulting outputs should be.

Don't-care term: An element of a logical function in which the output does not depend on the values of all the inputs. Don't-care terms may be specified in different ways.

ALU	Op	Funct field							
ALUOp1	ALUOp0	F5	F4	F3	F2	F1	FO	Operation	
0	0	Х	Х	Х	Х	Х	Х	0010	
X	1	Х	Х	Х	Х	Х	Х	0110	
1	х	Х	Х	0	0	0	0	0010	
1	х	Х	Х	0	0	1	0	0110	
1	х	X	Х	0	1	0	0	0000	
1	Х	X	Х	0	1	0	1	0001	
1	х	Х	Х	1	0	1	0	0111	
inputs. ► Now we instructio ► Control li	can design n and the co nes are nee	main main ontrol li ded for	conti nes.	ol uni data p	it for ath co	that v	ve ha	ive to identify th	al as i he fiel
 inputs. Now we instructio Control li Instructio 	can design on and the co nes are nee on format of I	main ontrol li ded for R-type	conti nes. the c , load	ol uni data pa store	it for ath co and t	that vonstru	code we ha ction. n instru	uctions are show	he fiel /n.
inputs. Now we instructio Control li Instructio	can design on and the co nes are need on format of I	main ontrol li ded for R-type	contr nes. r the c , load	ol uni data pa store	it for ath co and b	that vonstru pranch	code we ha ction. n instru rd	uctions are show	al as i ne fiel /n. <u>funct</u> 5:0
 inputs. Now we instructio Control li Instructio Field Bit positions R-type 1 	can design on and the co nes are need on format of I 0 31:26 nstruction	main pontrol li ded for R-type <u>rs</u> 25:	contr nes. the c , load	ol uni data pa store	it for ath co and t rt :16	that vonstru ponstru pranch	rd 5:11	uctions are show shamt 10:6	al as i he fiel /n. <u>funct</u> 5:0
 inputs. Now we instructio Control li Instructio Field Bit positions I. R-type 1 Field 	can design on and the co nes are need on format of I 0 31:26 nstruction 35 or 43	main ontrol li ded for R-type 25:	contr nes. r the c , load	ol uni data pa store	it for ath co and t rt :16	that vonstru pranch	rd 5:11	and a 2-bit sign ive to identify th uctions are show shamt 10:6 address	al as i he fiel /n. <u>funct</u> 5:0
inputs. Now we instructio Control li Instructio ield Bit positions R-type 1 field Bit positions	can design on and the co nes are need on format of P 31:26 nstruction 35 or 43 31:26	main ontrol li ded foi R-type 25:	contr nes. the c , load	rol uni data pa store 20	it for ath cc and t rt :16	that vonstru ponstru pranch	rd 5:11	and a 2-bit sign twe to identify the uctions are show shamt 10:6 address 15:0	al as i he fiel /n. <u>funct</u> 5:0
 inputs. Now we instructio Control li Instructio Field Bit positions R-type 1 Field Bit positions Load or 	can design in and the co nes are need on format of P 0 31:26 nstruction 35 or 43 31:26 store instr	main ontrol li ded for R-type 25: 25: uctior	contr nes. r the c , load	rol uni data pa store 20	t for ath co and t rt :16	that vonstru ponstru pranch	rd	and a 2-bit sign twe to identify the uctions are show shamt 10:6 address 15:0	al as i he fiel /n. <u>funct</u> 5:0
 inputs. Now we instructio Control li Instructio Field Bit positions R-type 1 Field Bit positions Load or Field 	can design on and the co nes are need on format of P 0 31:26 nstruction 35 or 43 31:26 store instr	main pontrol li ded foi R-type rs 25: 25: uctior	contr nes. the c , load	rol uni data pa store 20	t for ath cc and b rt :16 rt :16	that vonstru ponstru pranch	rd 5:11	and a 2-bit sign to identify the uctions are show shamt 10:6 address 15:0 address	al as i he fiel /n. <u>funct</u> 5:0

(a) **Instruction format for R-format instructions**, which all have an opcode of 0. These instructions have three register operands: rs, rt, and rd. Fields rs and rt are sources, and rd is the destination. The ALU function is in the funct field and is decoded by the ALU control design in the previous section. The R-type instructions that we implement are add, sub, AND, OR, and slt. The shamt field is used only for shift

(b) **Instruction format for load** (opcode = 35ten) and store (opcode = 43ten) instructions. The register rs is the base register that is added to the 16-bit address field to form the memory address. For loads, rt is the destination register for the loaded value. For stores, rt is the source register whose value should be stored into memory.

(c) **Instruction format for branch equal** (opcode =4). The registers rs and rt are the source registers that are compared for equality. The 16-bit address field is sign-extended, shifted, and added to the PC + 4 to compute the branch target address.

There are several major observations about this instruction format:

- > The op field, also called the opcode, is always contained in bits 31:26.
- The two registers to be read are always specified by the rs and rt fields, at positions 25:21 and 20:16.
- > The base register for load and store instructions is always in bit positions 25:21 (rs).
- The 16-bit offset for branch equal, load, and store is always in positions 15:0.
- The destination register is in one of two places. For a load it is in bit positions 20:16 (rt), For R-type it is in bit positions 15:11(rd).
- So we need to add a multiplexor to select which field of the instruction is used to indicate the register number to be written.
- Using this information, we can add the instruction labels and extra multiplexor to the simple datapath as shown in fig 3.7



Fig 3.7 The datapath with all necessary multiplexors and all control lines identified.

 \succ This shows these additions plus the ALU control block, the write signals for state elements, the read signal for the data memory, and the control signals for the multiplexors. Since all the multiplexors have two inputs, they each require a single control line.

Signal name	Effect when deasserted	Effect when asserted
RegDst	The register destination number for the Write register comes from the rt field (bits 20:16).	The register destination number for the Write register comes from the rd field (bits 15:11).
RegWrite	None.	The register on the Write register input is written with the value on the Write data input.
ALUSrc	The second ALU operand comes from the second register file output (Read data 2).	The second ALU operand is the sign- extended, lower 16 bits of the instruction.
PCSrc	The PC is replaced by the output of the adder that computes the value of PC + 4.	The PC is replaced by the output of the adder that computes the branch target.
MemRead	None.	Data memory contents designated by the address input are put on the Read data output.
MemWrite	None.	Data memory contents designated by the address input are replaced by the value on the Write data input.
MemtoReg	The value fed to the register Write data input comes from the ALU.	The value fed to the register Write data input comes from the data memory.

The effect of each of the seven control signals.



Truth table for the control unit:

Setting of the control lines depends only on the opcode and we have to define whether each control signal should be 0,1 or don't care (X) for each of the opcode values.

The below truth table shows how the control signals should be set for each opcode.

Instruction	RegDst	ALUSrc	Memto- Reg	Reg- Write	Mem- Read	Mem- Write	Branch	ALUOp1	ALUOp0
R-format	1	0	0	1	0	0	0	1	0
1w	0	1	1	1	1	0	0	0	0
SW	Х	1	Х	0	0	1	0	0	0
beg	X	0	Х	0	0	0	1	0	1

R-Format:

- ✓ The first row of the table corresponds to the R-format instructions (add, sub, AND, OR, and slt).
- ✓ For all these instructions, the source register fields are rs and rt, and the destination register field is rd; this defines how the signals ALUSrc and RegDst are set.
- R-type instruction writes a register (Reg-Write = 1), but neither reads nor writes data memory.
- ✓ The ALUOp field for R-type instructions is set to 10 to indicate that the ALU control should be generated from the funct field.

Load Word and store word:

- ✓ The second and third rows of this table give the control signal settings for lw and sw.
- ✓ These ALUSrc and ALUOp fi elds are set to perform the address calculation.
- ✓ The MemRead and MemWrite are set to perform the memory access.
- ✓ RegDst and RegWrite are set for a load to cause the result to be stored into the rt register.

Branch instruction:

- The branch instruction is similar to an R-format operation, since it sends the rs and rt registers to the ALU.
- ✓ The ALUOp field for branch is set for a subtract (ALU control = 01), which is used to test for equality. Notice that the MemtoReg field is irrelevant when the RegWrite signal is 0: since the register is not being written, the value of the data on the register data write port is not used.
- ✓ Thus, the entry MemtoReg in the last two rows of the table is replaced with X for don't care. Don't cares can also be added to RegDst when RegWrite is 0.

3.3.3 Operation of the DataPath:

We have to consider three kinds of instruction classes so far such as

- 1. R-type instructions
- 2. Load and store instructions
- 3. Branch instructions

3.3.3.1 R-type instruction operations in four steps:

- ✓ In R-type instruction consider add \$t1,\$t2,\$t3 and remaining four operations (sub, AND, OR,slt) occurs in one clock cycle as shown in fig 3.9.
- 1. The instruction is fetched, and the PC is incremented.
- 2. Two registers, \$t2 and \$t3, are read from the register file; also, the main control unit

computes the setting of the control lines during this step.

3. The ALU operates on the data read from the register file, using the function code (bits 5:0, which is the funct field, of the instruction) to generate the ALU function.

4. The result from the ALU is written into the register file using bits 15:11 of the instruction to select the destination register (\$t1).



Fig 3.9 The datapath in operation for an R-type instruction

3.3.3.2 Load instruction operating in five steps:

1. An instruction is fetched from the instruction memory, and the PC is incremented.

2. A register (\$t2) value is read from the register file.

3. The ALU computes the sum of the value read from the register file and the sign-extended, lower 16 bits of the instruction (offset).

4. The sum from the ALU is used as the address for the data memory.

5. The data from the memory unit is written into the register file; the register destination is given by bits 20:16 of the instruction (\$t1).




- 3. The bits 00two
- ✓ An additional multiplexor (at the upper right) is used to choose between the jump target and either the branch target or the sequential instruction following this one.
- \checkmark This multiplexor is controlled by the jump control signal.
- ✓ The jump target address is obtained by shifting the lower 26 bits of the jump instruction left 2 bits, effectively adding 00 as the low-order bits, and then concatenating the upper 4 bits of PC + 4 as the high-order bits, thus yielding a 32-bit address.



Fig 3.12 The simple control and datapath are extended to handle the jump instruction

Why single cycle implementation is not used today?

Single cycle implementation is not used mostly because of the following reasons:

- 1. It is inefficient.
- 2. Clock cycle have same length for every instruction.
- 3. Overall performance is very poor because it has too long clock cycle.

Downloaded from EnggTree.com

Definition :-

Pipelining is an implementation technique in which multiple instructions are executed simultaneously by overlapping them in execution TD save time and resource. The previous instruction will be in the execution phase when the current instruction is fetched from the memory.

NEED FOR PIPELINING :-* without a pipeline, a computer processor fetches the first Pristruction from memory performs the operation mentioned in it, and then goes to fetch operation mentioned in it, and then goes to fetch the next instruction from memory. while fetching the instruction, the arithmatic unit of the processor is hele . It must wait until it is loaded with next instruction.

* with pipelining, the computer architecture allows the next instructions to be fetched while the processor is performing arithmetic operations, holdingthem in a buffer close to the processor. The secult is an increase in the number off instructions that can be performed during a given

time period. Downloaded from EnggTree.com

STAGES IN MIPS PIPEZINING: The following are the various Stages in Pipelining Instruction Tetch (IF): - Tetch instruction from memory Instruction Decode (RD): - Read register while decoding the instruction · The format of Mips instruction allows reading and decoding to occur Smultaneously Execute :- Execute the operation or calculate an address. Memory access (MEM): - Access an operant in data Memory access (MEM): - Access an operant in data Memory access (MEM): - Access an operant in data Memory access (MEM): - Access an operant in data

write Back (WB) :- write the result ento a regulter.

IF RD Prom MEM From WB to register 1 ALU Instruction From 1- Cache register D-cache Instruction Sequence Instruction IP RD ALU MEM WB Instruction IF RD ALU MEM WB -TIME

STAG DOWNI PAPED From Engg Treer COMIPS ARCH MECTURE

The pipelining speed can be manipulated using 2 EnggTree.com the expression. Time between instruction Time between Instructions D Pipelined Pipelined

Number of pipe stages.

* pipeling improves performance by increasing Instruction throughput. It is not decreasing execution time of an individual instruction. but noneases the number of instruction that complete its execution for a given time period. * Thus the overall performance of the processor is împroved both in terms of presource utilization 1600

1000 1200 1400 and throughput. 800 400 600



DESIGNING INSTRUENPETITE. COMTS FOR PIPELINING + The simplicity and generality of MIPS instructions + The simplicity and generality of MIPS instructions ave that they are of Same length. This facilitates ave that they are of Same length. This facilitates easy instruction fetching in the first stage of 1 pipelining.

* MIPS has only a few instruction formats. In every instruction format, the Source Operand register. is located at the Same Position in the instruction

tormat. * This Symmetry eases the instruction decode stage by reading the register file simultaneously while the hardware is determining the type of instruction format.

* Also, the memory operands appear in only in load <u>Or store Instruction type in Hips</u>. So that the execute stage can calculate the memory address and then access memory in the following stage. * Operands must be aligned in memory. Hence a single data transfer Instruction requiring two data memory accesses can be done in a single pipeline stage.

Downloaded from EnggTree.com

PIPELINE HAZAREnggTree.com

"Harade are situations that prevent the next Instituction in the instituction cycle from being executing during its designated clock cycle. Hazands reduce the performance of the pipelining". They are attempt to use same suscource by two or more instituctions at the same fime. Example :- In case of single memory is used for institution and data access and when two instituctions are and data access and when two instituctions tech accessing the same register one at instituction tech stage and other at memory access stage. This leads to incrusistent data access.

Structural Man * The hardware cannot support the combination of Instructions that want to execute in the same clock

the MIPS instituction set was designed to be pipelined making it fairly easy for designers to avoid structural hazards when designing a pipeline.

* Support, however that had a single memory instead of two memories. * Data hazands occurs in reguster files due to Inconsistencies in file.

* This is an occurrences in which a planned instruction Cannot execute in the proper clock cycle because data that is needed to execute the instruction is not yet available.

* In other words, data hazard Occur when the pipe line must be stalled because one step must wait for another to complete. This is due to the data dependence.

Example :- Consider the following instructions

add \$\$0, \$to, \$t1 Sub \$t2, \$50, \$t3.

Here the sub instruction uses the nexult to add instruction (\$So). The add instruction cannot not write its nexult until the fifth stage. This nexults in wasting three dock cycles in the pipeline. "In which the stall occurs due to the non-availability # Since the stall occurs due to the non-availability



FORWARDING (OR) Engettersconnig :- Solution to resolve data Hazard Tonwarding also called Bypassing is a method of presolving data hazard by pretheving the missing data element from internal buffer the missing data element from internal buffer programmer - visible reguler or memory. * This can be done by adding extra memory element or hardware that acts as an

Pintemal buffet. + Forwarding annot be a universal solution + Forwarding annot be a universal solution to solve data hazard. consider the following Pristructions

gub \$t2, \$50, \$t3

* The desired data would be available only after the fourth Stage of the first instruction in the dependence, which is too late for the input of the third stage of Sub. * Hence even with forwarding, there will be hazard called as load use data Hazard.

" A specific form of data hazard in which the data requested by an load enstruction has not yet become available when it is requested. This is head-use data



LOAD - USE DATTA HAZARD. * The stall mentioned is called bubble or pipe line Stall. A pipeline Stall is a delay in execution of an instruction in order to resolve a hazard. * Duoning the decoding stage the control unit will determine if the decoded instruction reads from a Register that the onstruction avoiently in the philotherit execution slages writes to. REORDERING CODE TO AVOID PIPELINE STALLS: consider the following code segment inc:

sent wat an party of the most start was

a = b + e i c = b + f ;

Here is the generaled MIPS code for this Segment, assuming all variables are in memory and are addressable as offsets from \$to.

IW \$t1, 0(\$t0)
IW \$t2, 4(\$t0)
add \$t3, \$t1, \$t2
SW \$t3, 12 (\$t0)
IW \$t4, 8(\$t0)
add \$t5, \$t1, \$t4
SW \$t5, 16(\$t0)

Find the hazards in the preceding code segment and seconder the institutions to avoid any pipeline stall.

Solo Both add instructions have a hazaord because of their orespective dependence on the immediately preceding tw instruction.

potential hazards, Including the dependence of the first add on the First IW and any hazard for Store Instruction. Moving up the third IW instruction to become the third Instruction eliminates both hazards. Downloaded from EnggTree.com

IW \$1, 0(\$6) EnggTree.com IW \$12, 4 (\$to) IW \$14,8(\$to) add \$13, \$1,\$2 SW \$13, 12(\$to) add \$ts, \$t1, \$t4 SW \$t5, 16(\$t0) 100 tour wat wat

CONTROL HAZARDS :----* The third type of hazard is called a control hazond, arising from the need to make a decision based on the siesults of one instruction while others are executing.

la alla but k

* control hazard is called branch hazard consider the branch instruction. * Begin fetching the Instruction following the branch on the very next clock cycle.

* The pipeline cannot possibly know what the next instruction should be since it only just received the branch instruction from memory. * TO avoid stall letch a branch, that waiting until the pipeline determines the outcome of the branch and knows what instruction addresses to Jetch from. Downloaded from EnggTree.com

* Extra hoodware can Entratreexcognister, calculate the branch address and update the pe during the Second stage of the pipeline. * Even with this extra hardware, the pipeline involving conditional branches. * The IW instructions, excuted if the branch fails, is stalled one extra 200ps clock cycles before.

Starting. 800 1000 600 1200 400 1400 200 add \$4,\$5,\$6 Trataution Data Reg Alu Reg access Fetch 200PS Instruction beg \$1,\$2,40 Data Reg AIU. Re9 butble) (bubble) (bubble) (bubble or \$71, \$8, \$9, 400 ps. Instruction Reg Alu Data Reg access

> PIPELINE SHOWING STALLING ON EVERY CONDITIONAL BRANCH AS SOLUTION TO CONTROL HAZARDS.

→ If cannot stesolve the branch in the Second stage, as is often the case for longer. → pipelines and it is too high cost for more Downloaded from EnggTree.com



Dynamic hardware Dredictors make their guesses * Dynamic hardware predictors make their guesses on the behavior of each branch and may change predictions for a branch over life of a program.

* One popular approach to dynamic prediction of branches is keeping a history for each branch as taken or untaken.

ADVANTAGES OF PIPELINE!-(i) It încreases the number of simultaneously executing instructions. (ii) It încreases the state at which instructions ore started and completed. (iii) Improves instruction throughput rather than individual execution or latency.

Latency :-

Latency is the number of stages in a pipeline or the number of stages between two instructions during execution.

PIPELINED DATE PATH AND CONTROL kgy Head Register 1 OM zeri tress Reguler 2 Reguler ALU Alu white Instruction Read reguler memory write data 10 lasta anarxa [] IF : Instruction QAL Instruction -letch ! EX : Execute NEN : decode/ WB: registre file address read. alculation Hemory write Back acces A Single-cycle Datapath. The division of an instruction into 5 stages means a file stage pipeline which in twin means that up to five Pristructions will be in execution during any

Downloaded from EnggTree.com

Stages of instruction execution:-

single clock cycle.

IF : Instruction Fegerme.com ID : Instruction decode and Register File read Ex : Execution or address calculation MEH : Data memory access. WB : write back.

Instructions and data move generally from left to right > Two exceptions to this left to right flow of instructions (i) The write back stage, which places the result back into the stegister file in the middle of the data path.

> The selection of the next value of the pc, choosing between the inviermented pc and the branch address from the HEM stage:

-> Data flowing from night to left does not affect the current instruction.

Note that athe first right to left flow of data can lead to data hazard. (1) The second leads to control hagard.

Three load word "instructions are

- 1. 1w \$1, 100 (40)
- 2.10 \$2,200 (\$0)
- 3- IW \$3, 300 (\$0)

Downloaded from EnggTree.com

* Each is labelled being The comparison presource used?
* Instruction slage is the combination of instruction memory and Pc.
* To maintain proper time order, data path break into local siegisters?
(1) Regulars read during siegister fetch (ID)
(2) Regulars written during write back (WB).
(3) Regulars file is written in the first half of the clock cycle.
* Regular file is read during the Second half.
* Regular file is read during the Second half.



OPERATIONS IN EACH ENGOTEE. COM PIPELINE !~



O INSTRUCTION FETCH :-

* The Instruction is read from memory using the address in the pc and then placed in the IF IID pipeline reguter.

* The IF/ID pipeline register is similar to the institution register. The pc address is invienmented by 4 and then written back into the pc to be ready for the next clock cycle.

* This incremented address is also saved in the IFIID pipeline sneguler in case it needed later for an instruction such as beq. EnggTree.com * The computer cannot know which type of instruction is being tetched, so it must prepare for any instruction, passing potentially needed information down the pipeline. READ:-

INSTRUCTION DECODE AND REGISTER FILE * The Instruction portion of the IFID pipeline register supplying the 16bit immediate field, which is sign-extended to 32 bit and the regular numbers to stead the two stegisters. * All three values are stored in the IDLEX pipeline reguler, along with the incremented pc address. * Transfer everything that might be needed by any instruction during a later clock cycle. * These forst two stages are executed by all Instructions, since it is too early to know that type of instruction.

(3) EXECUTE DR ADDRESS CALCULATION:-* The load "instruction reads the content of register I and the sign extended "immediate sieguster I and the sign extended "immediate from the ID/Ex pipeline register and adds them using the ALU.

EnggTree.com EX MEM pipeline * That sum is placed in the reguster. (1) MEMORY ACCESS + * The load "instruction reading the data memory using the address from the EXIMEM Pipeline regulater and loading the data 9nto the HENIWB pipeline reguler. * The reguter containing the data to be stored was read in an earlier slage and stored in * The only way to make the data available during the MEM stage is to place the data Into the EX [MEM pipeline reguler in the Ex slage, just as we store the effective address into EX/MEM. 5 WRITE BACK :-This involves reading the data from the mem/we pipeline reguler and writing it into the reguler file. the reguler file. for ent time at relation

Downloaded from EnggTree.com

114 XI JOI







HANDLING OF DATE HAZARD & CONTROL HAZA DATA HAZARDS -"Data Hazards occur when the pipeline must be stalled because one Step must wait for another to complete. a moltauld in Ann FORWARDING OR BY PASSING 5 Method to resolve a data hazard by retrieving the missing data element from internal buffer rather than waiting for it to arrive from programmer Visible register to memory Ly This can be done by adding extra memory element or hardware that acts as an Ponternal buffer. Hample consider the following code. Sub \$2,\$1,\$3 and \$12, \$2, \$5 or \$13,\$6,\$2 add \$ 14,\$2,\$2 SW \$15, 100 [\$2]

Those are several dependences in the code fragment * The First instruction, sub, stores a value into \$2. * That register is used to as a source in the rest of the instruction this is no problem for 1-cycle and multicycle data path. * Each instruction executes completely before the * This Ensures that instruction 2 through 5 above next begins. use the new value of \$2. 9 8 4 5 6 MEM | WB 1 2 3 Sub\$2,\$1,\$3' IF ID EX HEM WB add \$12,\$2,\$5 [IF ID EX EX MEM WB ID ZF or \$13,\$6,\$2 EX NEW WB ID TF add \$14,\$2,\$2 ID EX HEM WB ZF SW \$15, 100 (\$2) * The SUB does not write to regulter \$2 clock yele 5 causing & data hazard is until own pipelined datapath. * The AND reads registery \$2 in cycle 3. Since SUB hasn't modified the regulter yet, this is the old value of \$2.

Downloaded from EnggTree.com

* The OR instituction uses regulated \$2 in (2) cycle 4, again before its actually updated by SUB. To avoid data hazard, rewrite the instituctions.

(SII means stall)

Sub \$2,\$1,\$3SII \$0,\$0,\$0? Stall SII \$0,\$0,\$0? Stall and \$12,\$2,\$5 or \$13,\$6,\$2 add \$14,\$2,\$2

SW\$15, 100 (\$2) Since it takes two Instruction cycles to get the value stored, one solution is for the assembler to Insert no-ops or for compilers to reorder instructions to do useful wore while the pipeline

proceeds. Since the pipeline suggisters already contain the Alu result, we could just forward the Alu result, we could just forward the Alue to later Instructions, to prevent data Margard.



Forward the data as soon as it is available to any units that need it before it is available to read from the register file. This is forwarding in data hazards.



Downloaded from EnggTree.com

CONTROL HAZARD :-"Control or branching hazards arrise from resource conflicts when the hardware cannot support all possible combinations of Instructions in simultaneous overlapped execution".

hazard ocurs. In short forwarding requires; # Recognizing when a potential data hazard exists * Revising the pipeline to indooduce forwarding paths.

* After insertion of the bubble, all the ayde 5. dependences go forward an time and no futher

A bubble is inserted beginning in clock cycle 4, by changing the AND instruction to a nop(no operation) * Note that the and instruction is really fetched and devoded in clock cycle'2' and 's' but its Ex Stage is delayed until clock cycle 5. * The or instruction is petched in clock Cycle 3, but its IF stage is delayed until clock



Downloaded from EnggTree.com

EnggTree.com BRANCH PREDICTION 1) Static Branch prediction. Dynamic Branch Prediction. Static Branch prediction :-"Branch prediction "is a method by resolving a branch hazard that assumes a given outcome for the branch and proceeds from that assumption rather than waiting for the actual outcome." * In general the bottom of loops are branches that jump back to the top of the loop. These types of loops can easily be predicted as branch taken. * The decision about a branch whether taken or not taken is arrived from the beunities. 400 600 800 1000 1200 200 Program or order add \$4,\$5,\$6 tetch Reg Piter Data Reg. access Data fetch beg \$1,\$2,40 Alu Rog Rog access Data AW tetch Reg Roo IN \$3, 300 [\$0] access Branch not taken Downloaded from EnggTree.com

EnggTree.com Program order execution (19 instruction) 800 1000 1200 200 1400 400 600 add\$4,\$5,\$6 fetch Data ALU Reg access Reg beg \$1, \$2, 40 Jetch Plu Data Rog Rog acless Dubble bubble bubble 07\$7,\$8,\$9 Data fetch Rog AlU Reg STALLING : BRANCH 1) This is stalling the instruction until the branch 3. complete is too slow 3 one improvement over branch stalling is to predict that the branch will not be taken and thus continue execution down the sequential 3 If the branch is taken, the instructions that are being jetched and devoded must be discarded. Contineous at the branch target. 1) If branches are untaken, hight the time, and it. it costs little to discard the instauctions, this optimization halves the cost of control hazard.

EnggTree.com

Delayed Branches." The delayed Branch always executes the next Sequential Institutions, with the branch taking place after that one Instruction delay. # It is hidden from the MIPS assembly language programmer because the assembler can automatically arrange the Instruction to get the branch behaviour desired by the programmer. * One way to Improve branch performance

is to steduce the cost of the taken branch. # The MIPS architecture was designed to support fast single cycle branches that Could be pipelined with a Small branch penalty.

* moving the branch decision up requises two actions to occur earlier. * computing the branch target address. * Evaluating the branch decision.

DYNAMIC BRANCHENGETRECONTION -" prediction of branches at runtime wring suntime information is called dynamic branch Prediction". * one implementation of the approach is a branch prediction buffer or branch history table * A branch prediction but-fer is a small memory indexed by the lower postion of the address of the branch instauction. * The memory contains a bit that says whether the branch was recently taken or not. D one bit prediction scheme 1ypes Two bit prediction scheme. Two states (1) IT :- Branch likely to be taken. One-bit prediction scheme: ii) LNT - Branch not likely to be taken. Branchen Branch taken (BT) Branch LNT taken LT Brandownbaded from EnggTree.com (BNT)

L'S suppose that the algorithm is started in LNT, when the branch instruction is executed, and if the branch is taken the machine will more from LNT to LT. otherwise it remains in LNT.

Is executed, the branch is predicted as taken if the machine is in IT. otherwise it is in INT.

> Second loop 2 (coo times). RI = 0 R2 = 9 Beg. RI, R2, Second Loop.

ADD RI, RI, 1 Jump Loop.

2- bit prediction Scheme :-

taker Not taken strong Likel Taken faken not taken Jakan 8 man taken (strongly) taken. not JaveDownloaded from EnggTree.com not-taken

* By using a bits Faquere.quan 1, a branch that strongly farours taken or not taken - as many branches do- will be mispredicted only once.

* The 2 bits are used to Encode the four States in the System. * The two bit scheme is a general Instance of a country based predictor, which is incremented when the prediction is accurate and decremented when the prediction is accurate and decremented otherwise, and uses the mid point of its range as the division between taken and not taken.

Branch delay Slots '-* The slot directly after a delayed branch instruction, which in the Hips architecture 95 instruction, which in the Hips architecture 95 instruction, which in the Hips architecture 95 that by an instruction that does not abject the branch. * The limitations on delayed branch scheduling architecture presentation on the instruction arise from the grestriction on the instruction that are scheduled into the delay slots the ability to predict at compile time whether a branch is likely to be taken or not.

Dielean officiere
EnggTree.com * Delayed branching is a simple and effective solution for a five - Stage pipeline issuing one instruction each clock cycle. At is processor go to both longer pipelines and issuing multiple instruction per clock cycle the branch delay becomes longer, and a single delay slot is insufficient. * Hence, delay branching has lost popularity Compared to more expensive but more flexible dynamic approaches. EXCEPTIONS IN MIPS -The terminology used to refer the unexpected situation where the normal execution order of instruction is getting affected. causes for exceptions;-(i) Ilo device request (ii) Invoking an os service from a user program. (iii) Tracing Instruction execution. (iv) Break point (v) Integer arithmetic overflow or under flownloaded from EnggTree.com

(Vi) Page EfigeThee.com (vii) Misaligned memory access. -vii) Memory protection violation. ix) using an undefined instruction (x) Hardware malfunction (i) power failure. What happens during an Exception occurs? (i) The pipeline has to stop executing the offending instruction in the midstream. (i) Let all the preceeding instruction to complete. (iii) Flush all succeeding instruction, (iv) set a regulator to show the cause of the (v) save the address of the offending Instruction (vi) jump to the prearranged address lithe address of the exception pipelined Instruction. Exceptions in simple Five stage pipeline: 1) Instruction fetch & memory stages 13 page fault on Instruction / data fetch. Lymisaligned memory access. 4 memory protection violation. Downloaded from EnggTree.com

2. Instruction reéconde stage. 13 undefined /illegal opcode 3. Execution stage. Ly Arithmetic exception. 4. write back stage.

4 No exception. Mirks Bars gods of End podegia

station all no moitsupport

Jalquis at multipling particles port with the

Muting prichable and the set has

datal stals i patrianti data jetala

anti-aller V paris and protocological de la state work of retained and aller in state

and donthe hard and sold of and the

i sulligig spak site straig ak energy

Spectron fabrics manical manages

noitmit in beatlegit and prove or

C. Promiser beneficial Downloaded from EnggTree.com

* The same clock cycle them first instruction is accessing data from memory while the fourth instruction is fetching an instruction from that Same memory.

* without two memories, our pipeline could have a Structural hazard.

Data Hazards:-

* They orive when an instruction depends on the result of a previous instruction in a way that is exposed by the overlapping of instructions in the pipeline.

Control Hazard :-

#They arise from the pipelining of branches and other Instructions that change the pc. This is also known as branch hazard. The flow of instruction addresses is not what the pipeline had expected. This stepults in control hazard.

adjobly support

DATA HAZARDS :-

Definition "Data hazard occur when the pipelinest must be stalled because one step must wait for another to COBARIBATED from EnggTree.com DESIGNING A CONTROL DATE.com

CONTROL UNIT:

> is the part of the computeria contral processing unit which dereits the openation of the processon. -> It was included as part of the Von Neumann Architecture by John Von Neumann. -> It is The gresponsibility of the control unit to tell the computers memory, ALU, Input and output devices how to respond to the instaulians That have been sent to the processor. -It jetches internal instructions of the programs from the main memory to the processor instruction register and based on this sugistion contents, control unit generates a control signal that supervises the execution of these instructions. -> The functions computers processor then tells the attalined hardware what openations to perform. -> The functions that a control with performs are dependent on The type of cpu because the outiliertime of cpu varies from manufaitures to manufaitures. Examples of devices that seque a controt unit are : · control processing Units (cpu's) · Graphius polocossing units (Gipu's)

There are two methods in designing a control with They are, (1) Handwired control whit

(1) Misioprogrammed control unit

HARDWIRED CONTROL UNIFNGGTree.com DEFINITION: is a meltion of generating control signals with the help of finite state machines (FSM). -> The control signals that are necessary ton instruction exembion in the handwoild control with are generated by Spenally build hardware logical commits and we cantchange the signal production mechanism without physically changing the physical structure. Instruction register (IR) 11-0 13 15 14 12 other inputs 11 328 decoder $\mathcal{D}_{\mathcal{O}}$ Control DI logic 715 >conho To gales outputs 14 210 and the state 4 ×16 Invienent- (INR) 4-bit - clean (CLR) Sequence (Counter (Sc) CLOCK confrot units of a Basic computer --> Two decoders, sequence counter and logic gates make up a Hardwined control. -> The instruction register slores an instruction retrieved form the memory unit (IR). -> An Instruction reguster consists of operation code, The I bit and bits o' through 11. Downloaded from EnggTree.com

-> A 3X8 decoder is usinggThe commode The openation code m bils 12 through 14. -> The decoders outputs are denoted by the letters Do through D.J. -> The bit 15 operation code is transferred to a feip flop with The symbol T. → The control logic gates are programmed with operation codes form bils 0 to 11. -> The sequence counter can count from oto 15 in binary. WORKING OF HARDINIRED CONTROL UNIT: -> The basic data for control signal creation is contained in the openation code of an instruction. -> The openation code is decoded in the instruction decoder. -> As a gresult, only a few of The instaultion devoteors output lines have active signal values. -> These output lines are coupled to the matrix inputs, which provide control signals for the computers executive General Charter de la completa de la tion Bellini unils. -> This matrix combines the decoded signals from the Instantion opcode with the outputs from that malnix which generates signals induating consendive control with signals from the outside world, such states, as well as as interrupt signals. -> The sequence counter is a 4 bit counts in binary form O through 15. It can be incomented (On) cleaned synchronously. -> The timing signals from To through Tis are the decoded outputs of the decoder.

DESIGNING OF HARPINIRENGGTFERNETER UNIT The following are some of the ways for constructing handwired control logic that have been proposed. Sequence counter method: It is the most pradical way to design a somewhat complex controller. Delay Element Heltrod: - This method relies on the usage of timed delay elements for collating the sequence of control Signals . State Table method: The Standard algorithm method to designing The notes controlles utilising the classical state table is used in this method. Prios of Hardwined control unit: -> is quick due to the usage of combinational counts to generate signals. · contex hepter int a -> The amount of delay that can occur in the overlion of control signals depends on the no. of gales. -> Quiker than microprogrammed control unit. cons of Hardwined control wit: -> The design becomes moste complex. -> Diffiult 2 time consuming to add a new feature -> changes to control signals are challenging since they necessitate recoolanging wirres in the hardware count. sugar has warrents with a streamanned at the offer of

ingle for Stational and Armond

A MARKEN AT LA

MICROPROGRAMMED CONTROL UNIT

→ is a control unit that saves binavy control values as worlds in memory:

-> By collecting contain collection of signals at every system clock beat, a controller generates the instructions to be executed.

DEFINITION: The programming approach is used to implement a misic programmed control unit. A program made up of misic instructions is used to carry out a series of misic operation. The control memory in control unit stores a misic program. The coultion of set of control signals depends on the execution of a misic instruction. BLOCK DIAGRAM:

control control control External __ Next Done > address data address memory register input, generalizi register (Sequences) Next address Information Milioprogrammed control units of bosic computer -> Hive instruction address is specified in control memory address suguster -> All the control information is saved in the control memory which is considered to be a ROM. -> The milion neurived from memory is stored in The control reguster -> A control word in The mioro instantion specifies one (0) multiple mivio operations for a data processor. Downloaded from EnggTree.com

-> The next address igengeteelodind in the cumit of the next address generation and then transferred to the control address sugister for reading the next misio instructions when the miles operations are being executed. -> Because it deletimines the sequence of addresses neured from control memory, the next address generator is also known as a misioprogram sequences. cons of muroprogrammed control unit: -> Adaptability comes at a higher price. -> It is comparitively slower than a control unit that is harding pros of microprogrammed control unit -> Its easier to Insuble short and moduly -> It can keep the control function's fundamental structure. -> used to control software based functions rather than hard ware based functions. -> Ability to design in methodual and ordered mannest.

the strength of the state of the state

The said the same the training and the

Without a the source of all the

some a belever at barren to a something with an of the

and here at the second of

1.1.78

UNIT – V Memory and I/O Organisation

Memory Concepts and Hierarchy – Memory Management – Cache Memories: Mapping and Replacement Techniques – Virtual Memory – DMA – I/O – Accessing I/O: Parallel and Serial Interface – Interrupt I/O – Interconnection Standards: USB, SATA

5.1 INTRODUCTION

Memory unit enables us to store data inside the computer. The Computer memory always had here's to principle of locality .

Principle of locality or locality of reference is the tendency of a processor to access the same set of memory locations repetitively over a short period of time.

Two different types of locality are:

• Temporal locality: The principle stating that if a data location is referenced then it will tend to be referenced

address will tend to be referenced soon.

The locality of reference is useful in implementing the memory hierarchy.

Memory hierarchy is a structure that uses multiple levels of memories; as the distance from the cpu increases, the size of the memories and access time both increases.

A memory hierarchy consists of multiple levels of memory with different speed and sizes. The faster memories are more expensive per bit than the slower memories and thus smaller.



- Main memory is implemented from Dynamic Random Access Memory (DRAM).
- The levels closer to the processor (caches) use Static Random Access Memory (SRAM).
- DRAM is less costly per bit than SRAM, although it is substantially slower.
- For each k, the faster, smaller device at level k serves as a cache for the larger, slower device at level k+1.
- The computer programs tend to access the data at level k more often that at level k+1.
- The storage at level at k+1 can be slower

Cache memory (CPU memory) is high-speed SRAM that a computer Microprocessor can access more quickly than it can access regular RAM. This memory is typically integrated directly into the CPU chip or placed on a separate chip that has a separate bus interconnect with the CPU.



Fig 4.2: Data access by processor

The data transfer between various levels of memory is done through blocks. The minimum unit of information is called a **block**. If the data requested by the processor appears in some block

in the upper level, this is called a **hit**. If the data is not found in the upper level, the request is called a **miss**. The lower level in the hierarchy is then accessed to retrieve the block containing the requested data.

The fraction of memory accesses found in a cache is termed as hit rate or hit ratio.

Miss rate is the fraction of memory accesses not found in a level of the memory hierarchy. Hit time is the time required to access a level of the memory hierarchy, including the time needed to determine whether the access is a hit or a miss.

Miss penalty is the time required to fetch a block into a level of the memory hierarchy from the lower level, including the time to access the block, transmit it from one level to the other, and insert it in the level that experienced the miss.

Because the upper level is smaller and built using faster memory parts, the hit time will be much smaller than the time to access the next level in the hierarchy, which is the major component of the miss penalty.

MEMORY HIERARCHY

Principle of Locality

The locality of reference or the principle of locality is the term applied to situations where the same value or related storage locations are frequently accessed. There are three basic types of locality of reference:

- **Temporal locality:** Here a resource that is referenced at one point in time is referenced again soon afterwards.
- **Spatial locality:** Here the likelihood of referencing a storage location is greater if a storage location near it has been recently referenced.
- **Sequential locality:** Here storage is accessed sequentially, in descending or ascending order. The locality or reference leads to memory hierarchy.

Need for memory hierarchy

Memory hierarchy is an approach for organizing memory and storage systems. It consist of multiple levels of memory with different speeds and sizes. The following are the reasons for such organization:

- Fast storage technologies cost more per byte and have less capacity
 - Gap between CPU and main memory speed is widening
- Well-written programs tend to exhibit good locality.

The memory hierarchy is shown in Fig 4.1. The entire memory elements of the computer fall under the following three categories:

Processor Memory:

This is present inside the CPU for high-speed data access. This consists of small set of registers that act as temporary storage. This is the costliest memory component.

> Primary memory:

This memory is directly accessed by the CPU. All the data must be brought inside main memory before accessing them. Semiconductor chips acts as main memory.

Secondary memory:

This is cheapest, large and relatively slow memory component. The data from the secondary memory is accessed by the CPU only after it is loaded to main memory.

There is a trade-off among the three key characteristics of memory namely-

- ✤ Cost
- ✤ Capacity
- ✤ Access time

Terminologies in memory access

- **Block or line:** The minimum unit of information that could be either present or totally absent.
- **Hit**: If the requested data is found in the upper levels of memory hierarchy it is called hit.
- Miss: If the requested data is not found in the upper levels of memory hierarchy it is called miss.
- **Hit rate or Hit ratio:** It is the fraction of memory access found in the upper level .It is a performance metric.

Hit Ratio = Hit/ (Hit + Miss)

- •
- •

•

- •
- •



Size of the memory at each level

Fig 4.2: Memory level vs Access Time

The memory access time increases as the level increases. Since the CPU registers are located in very close proximity to the CPU they can be accessed very quickly and they are the more costly. As the level increases, the memory access time also increases thereby decreasing the costs.

Levels in Memory Hierarchy

The following are the levels in memory hierarchy:

CPU Registers:

They are at the top most level of this hierarchy, they hold the most frequently used data. They are very limited in number and are the fastest. They are often used by the CPU and the ALU for performing arithmetic and logical operations, for temporary storage of data.

Static Random Access Memory (SRAM):

Static Random Access Memory (Static RAM or SRAM) is a type of RAM that holds data in a static form, that is, as long as the memory has power. SRAM stores a bit of data on four transistors using two cross-coupled inverters. The two stable states characterize 0 and 1. During read and write operations another two access transistors are used to manage the availability to a memory cell.

Main memory or Dynamic Random Access Memory (DRAM):

Dynamic random access memory (DRAM) is a type of memory that is typically used for data or program code that a computer processor needs to function. In other words it is said to be the main memory of the computer. Random access allows processor to access any part of the memory directly rather than having to proceed sequentially from a starting place. The main advantages of DRAM are its simple design, speed and low cost in comparison to alternative types of memory. The main disadvantages of DRAM are volatility and high power consumption relative to other options. Local Disks (Local Secondary Storage):

A local drive is a computer disk drive that is installed directly within the host or the local computer.)t is a computer s native hard disk drive ♥(DD\$, which is directly

✤ accessed by the computer for storing and retrieving data. It is a cheaper memory with more memory access time.

***** Remote Secondary Storage:

This includes Distributed file system (DFS) and online storage like cloud. The storage area is vast with low cost but larger access time.

Distinction between Static RAM and Dynamic RAM

Static RAM	Dynamic RAM
 SRAM uses transistor to store a single bit of data 	DRAM uses a separate capacitor to store each bit of data
SRAM does not need periodic refreshment to maintain data	DRAM needs periodic refreshment to maintain the charge in the capacitors for data
 SRAM's structure is complex than DRAM 	DRAM's structure is simplex than SRAM
 SRAM are expensive as compared to DRAM 	DRAM's are less expensive as compared to SRAM
SRAM are faster than DRAM	DRAM's are slower than SRAM
 SRAM are used in Cache memory 	DRAM are used in Main memory

CLASSIFICATION OF MEMORY



Fig 4.3: Classification of Memory

The instructions and data are stored in memory unit of the computer system are divided into following main groups:

- Main or Primary memory
- Secondary memory.

Primary Memory:

Primary memory is the main area in a computer in which data is stored for quick access by the computer's processor. It is divided into two parts:

i) Random Access Memory (RAM):

RAM is a type of computer primary memory. It accessed any piece of data at any time. RAM stores data for as long as the computer is switched on or is in use. This type of memory is volatile. The two types of RAM are:

- **Static RAM:** This type of RAM is static in nature, as it does not have to be refreshed at regular intervals. Static RAM is made of large number of flip-flops on IC. It is being costlier and having packing density.
- **Dynamic RAM:** This type of RAM holds each bit of data in an individual capacitor in an integrated circuit. It is dynamic in the sense that the capacitor charge is repeatedly refreshed to ensure the data remains intact.

ii) Read Only Memory (ROM):

The ROM is nonvolatile memory. It retains stored data and information if the power is turned off.)n ROM, data are stored permanently and can't alter by the programmer. There are four types of ROM:

- MROM (mask ROM): MROM (mask ROM) is manufacturer-Programmed ROM in which data is burnt in by the manufacturer of the electronic equipment in which it is used and it is not possible for a user to modify programs or data stored inside the ROM chip.
- PROM (programmable ROM): PROM is one in which the user can load and store {readonly} programs and data.)n PROM the programs or data are stored only fast time and the stored data cannot modify the user.
- EPROM (erasable programmable ROM): EPROM is one in which is possible to erase information stored in an EPROM chip and the chip can be reprogrammed to store new information. When an EPROM is in use, information stored in it can only be {read} and the information remains in the chip until it is erased.
- EEPROM (electronically erasable and programmable ROM): EEPROM is one type of EPROM in which the stored information is erased by using high voltage electric pulse. It is easier to alter information stored in an EEPROM chip.

Engg Free.com

Secondary Memory:

Secondary memory is where programs and data are kept on a long time basis. It is cheaper from of memory and slower than main or primary memory. It is non-volatile and cannot access data directly by the computer processor. It is the external memory of the computer system.

Example: hard disk drive, floppy disk, optical disk/ CD-ROM.

MEMORY CHIP ORGANISATION

A memory consists of cells in the form of an array. The basic element of the semiconductor memory is the **cell**. Each cell is capable of storing one bit of information. Each row of the cells constitutes a memory words and all cells of a row are connected to a common line referred to as a **word line**. AW×b memory has w words, each word having b number of bits.

The basic memory element called cell can be in two states (0 or 1). The data can be written into the cell and can be read from it.



Fig 4.4: Organization of 16 x 8 memory

- In the above diagram there are 16 memory locations named as $w_{0,} w_{1,} w_{3...} w_{15}$. Each location can store at most 8 bits of data (b_0 , b_1 , $b_{3...} b_7$). Each location (w_n) is the word line. The word line of Fig 4.4 is 8.
- Each row of the cell is a memory word. The memory words are connected to a common line termed as word line. The word line is activated based on the address it receives from the address bus.
- An address decoder is used to activate a word line.
- The cells in the memory are connected by two **bit lines** (column wise). These are connected to data input and data output lines through sense/ write circuitry.
- **Read Operation:** During read operation the sense/ write circuit reads the information by selecting the cell through word line and bit lines. The data from this cell is transferred through the output data line.
- Write Operation: During write operation, the sense/ write circuitry gets the data and writes into the selected cell.
- The data input and output line of sense / write circuit is connected to a bidirectional data line.
- It is essential to have n bus lines to read 2ⁿwords.

Organization of 1M x 1 memory chip:

The organization of 1024×1 memory chips, has 1024 memory words of size 1 bit only. The size of data bus is 1 bit and the size of address bus is 10 bits. A particular memory location is identified by the contents of memory address bus. A decoder is used to decode the memory address.

Organization of memory word as a row:

The whole memory address bus is used together to decode the address of the specified location.



Organization of several memory words in row:

• One group is used to form the row address and the second group is used to form the column address.

row

- The 10-bit address is divided into two groups of 5 bits each to form the row and column address of the cell array.
- A row address selects a row of 32 cells, all of which could be accessed in parallel.
- Regarding the column address, only one of these cells is connected to the external data line via the input output multiplexers

EnggTree.com

Downloaded from EnggTree.com





Fig 4.6: Organization of several memory words in row Signals used in memory chip:

- A memory unit of 1MB size is organized as 1M x 8 memory cells.
- It has got220 memory location and each memory location contains 8 bits of information.
- The size of address bus is 20 and the size of data bus is 8.
- The number of pins of a memory chip depends on the data bus and address bus of the memory module.
- To reduce the number of pins required for the chip, the cells are organized in the form of a square array.
- The address bus is divided into two groups, one for column address and other one is for row address.
- In this case, high- and low-order 10 bits of 20-bitaddress constitute of row and column address of a given cell, respectively.
- In order to reduce the number of pin needed for external connections, the row and column addresses are multiplexed on tenpins.
- During a Read or a Write operation, the row address is applied first. In response to a signal pulse on the Row Address Strobe (RAS) input of the chip, this part of the address is loaded into the row address latch.
- All cell of this particular row is selected. Shortly after the row address is latched, the column address is applied to the address pins.
- It is loaded into the column address latch with the help of Column Address Strobe (CAS) signal, similar to RAS.
- The information in this latch is decoded and the appropriate Sense/Write circuit is selected.



Fig 4.7: Signals in accessing the memory

- Each chip has a control input line called Chip Select (CS). A chip can be enabled to accept data input or to place the data on the output bus by setting its Chip Select input to 1.
- The address bus for the 64K memory is 16 bits wide.
- The high order two bits of the address are decoded to obtain the four chip select control signals.
- The remaining 14 address bits are connected to the address lines of all the chips.
- They are used to access a specific location inside each chip of the selected row.
- The R/W inputs of all chips are tied together to provide a common read / write control.

CACHE MEMORY

The cache memory exploits the locality of reference to enhance the speed of the processor.

Cache memory or CPU memory, is high-speed SRAM that a processor can access more quickly than a regular RAM. This memory is integrated directly into the CPU chip or placed on a separate chip that has a separate bus interconnect with the CPU.

The cache memory stores instructions and data that are more frequently used or data that is likely to be used next. The processor looks first in the cache memory for the data. If it finds the instructions or data then it does perform a more time-consuming reading of data from larger main memory or other data storage devices.

The processor do not need to know the exact location of the cache. It can simply issue read and write instructions. The cache control circuitry determines whether the requested data resides in the cache.

- **Cache and temporal reference:** When data is requested by the processor, the data should be loaded in the cache and should be retained till it is needed again.
- Cache and spatial reference: Instead of fetching single data, a contiguous block of data is

loaded into the cache.

Terminologies in Cache

- **Split cache:** It has separate data cache and a separate instruction cache. The two caches work in parallel, one transferring data and the other transferring instructions.
- **A dual or unified cache:** The data and the instructions are stored in the same cache. A combined cache with a total size equal to the sum of the two split caches will usually have a better hit rate.
- **Mapping Function:** The correspondence between the main memory blocks and those in the cache is specified by a mapping function.
- **Cache Replacement:** When the cache is full and a memory word that is not in the cache is referenced, the cache control hardware must decide which block should be removed to create space for the new block that contains the referenced word. The collection of rules for making this decision is the replacement algorithm.

Cache performance:

When the processor needs to read or write a location in main memory, it first checks for a corresponding entry in the cache. If the processor finds that the memory location is in the cache, a **cache hit** has said to be occurred. If the processor does not find the memory location in the cache, a **cache miss** has occurred. When a cache miss occurs, the cache replacement is made by allocating a new entry and copies in data from main memory. The performance of cache memory is frequently measured in terms of a quantity called **Hit ratio**.

Miss penalty or cache penalty is the sum of time to place a bock in the cache and time to deliver

```
Hit ratio = hit / (hit + miss) = Number of hits/ Total accesses to the cache
```

the block to CPU.

Miss Penalty= time for block replacement + time to deliver the block to CPU

Cache performance can be enhanced by using higher cache block size, higher associativity, reducing miss rate, reducing miss penalty, and reducing the time to hit in the cache. CPU execution Time of a given task is defined as the time spent by the system executing that task, including the time spent executing run-time or system services.

CPU execution time=(CPU clock cycles + memory stall cycles (if any)) x Clock cycle time

The **memory stall cycles** are a measure of count of the memory cycles during which the CPU is waiting for memory accesses. This is dependent on caches misses and cost per miss (cache penalty).

Memory stall cycles = number of cache misses x miss penalty

- Instruction Count x (misses/ instruction) x miss penalty
- Instruction Count (IC) x (memory access/ instruction) x miss penalty
- IC x Reads per instruction x Read miss rate X Read miss penalty + IC x Write per instruction x Write miss rate X Write miss penalty

Misses / instruction = (miss rate x memory access)/ instruction

Issues in Cache memory:

- **Cache placement:** where to place a block in the cache?
- **Cache identification:** how to identify that the requested information is available in the cache or not?
- **Cache replacement:** which block will be replaced in the cache, making way for an incoming block?

Cache Mapping Policies:

These policies determine the way of loading the main memory to the cache block. Main memory is divided into equal size partitions called as **blocks or frames.** The **c**ache memory is divided into fixed size partitions called as **lines.** During cache mapping, block of main memory is copied to the cache and further access is made from the cache not from the main memory.



Fig 4.8: Cache mapping

There are three different cache mapping policies or mapping functions:

- Direct mapping
- Fully Associative mapping
- Set Associative mapping

Direct Mapping

- The simplest technique is direct mapping that maps each block of main memory into only one possible cache line.
- Here, each memory block is assigned to a specific line in the cache.

EnggTree.com

- If a line is previously taken up by a memory block and when a new block needs to be loaded, then the old block is replaced.
- Direct mappings performance is directly proportional to the (it ratio.

The direct mapping concept is if the i^{th} block of main memory has to be placed at the j^{th} block of cache memory j = i % (number of blocks in cache memory)

- Consider a 128 block cache memory. Whenever the main memory blocks 0, 128, 256 are loaded in the cache, they will be allotted cache block 0, since j= (0 or 128 or 256) % 128 is zero).
- Contention or collision is resolved by replacing the older contents with latest contents.
- The placement of the block from main memory to the cache is determined from the 16 bit memory address.
- The lower order four bits are used to select one of the 16 words in the block.
- The 7 bit block field indicates the cache position where the block has to be stored.
- The 5 bit tag field represents which block of main memory resides inside the cache.
- This method is easy to implement but is not flexible.
- **Drawback:** The problem was that every block of main memory was directly mapped to the cache memory. This resulted in high rate of conflict miss. Cache memory has to be very frequently replaced even when other blocks in the cache memory were present as empty.



Fig 4.9: Direct memory mapping

Associative Mapping:

- The associative memory is used to store content and addresses of the memory word.
- Any block can go into any line of the cache. The 4 word id bits are used to identify which word in the block is needed and the remaining 12 bits represents the tag bit that identifies the main memory block inside the cache.
- This enables the placement of any word at any place in the cache memory. It is considered to be the fastest and the most flexible mapping form.
- The tag bits of an address received from the processor are compared to the tag bits of each block of the cache to check, if the desired block is present. Hence it is known as Associative Mapping technique.
- Cost of an associated mapped cache is higher than the cost of direct-mapped because of the need to search all 128 tag patterns to determine whether a block is in cache.



Fig 4.10: Associative Mapping

Set associative mapping:

- It is the combination of direct and associative mapping technique.
- Cache blocks are grouped into sets and mapping allow block of main memory to reside into any block of a specific set.
- This reduces contention problem (issue in direct mapping) with low hardware cost (issue in associative mapping).
- Consider a cache with two blocks per set.)n this case, memory block ど, はね, なにぱ,.....,ねどぬに

map into cache set 0 and they can occupy any two block within this set.

- It does this by saying that instead of having exactly one line that a block can map to in the cache, we will group a few lines together creating a set. Then a block in memory can map to any one of the lines of a specific set.
- The 6 bit set field of the address determines which set of the cache might contain the desired block. The tag bits of address must be associatively compared to the tags of the two blocks of the set to check if desired block is present.



Fig 4.11: Set associative mapping

Handling Cache misses:

When a program accesses a memory location that is not in the cache, it is called a cache miss. The performance impact of a cache miss depends on the latency of fetching the data from the next cache level or main memory. The cache miss handling is done with the processor control unit and with a separate controller that initiates the memory access and refills the cache. The following are the steps taken when a cache miss occurs:

- Send the original PC value (PC 4) to the memory.
- Instruct main memory to perform a read and wait for the memory to complete its access.
- Write the cache entry, putting the data from memory in the data portion of the entry, writing the upper bits of the address (from the ALU) into the tag field, and turning the valid bit on.
- Restart the instruction execution at the first step, which will refetch the instruction, this time finding it in the cache.

Writing to a cache:

- Suppose on a store instruction, the data is written into only the data cache (without changing main memory); then, after the write into the cache, memory would have a different value from that in the cache. This leads to inconsistency.
- The simplest way to keep the main memory and the cache consistent is to always write the data into both the memory and the cache. This scheme is called write-through.

Write through is a scheme in which writes always update both the cache and the memory, ensuring that data is always consistent between the two.

- With a write-through scheme, every write causes the data to be written to main memory. These writes will take a long time.
- A potential solution to this problem is deploying write buffer.
- A write buffer stores the data while it is waiting to be written to memory.
- After writing the data into the cache and into the write buffer, the processor can continue

execution.

- When a write to main memory completes, the entry in the write buffer is freed.
- If the write buffer is full when the processor reaches a write, the processor must stall until there is an empty position in the write buffer.
- If the rate at which the memory can complete writes is less than the rate at which the processor is generating writes, no amount of buffering can help because writes are being generated faster than the memory system can accept them.

Write buffer is a queue that holds data while the data are waiting to be written to memory.

- **iii)** The rate at which writes are generated may also be less than the rate at which the memory can accept them, and yet stalls may still occur. To reduce the occurrence of such stalls, processors usually increase the depth of the write buffer beyond a single entry.
- **iv)** Another alternative to a write-through scheme is a scheme called write-back. When a write occurs, the new value is written only to the block in the cache.
- **v)** The modified block is written to the lower level of the hierarchy when it is replaced.
- **vi)** Write-back schemes can improve performance, especially when processors can generate writes as fast or faster than the writes can be handled by main memory; a write-back scheme is, however, more complex to implement than write-through.

Write-back is a scheme that handles writes by updating values only to the block in the cache, then writing the modified block to the lower level of the hierarchy when the block is replaced.

Cache Replacement Algorithms

When a main memory block needs to be brought into the cache while all the blocks are occupied, then one of them has to be replaced. This selection of the block to be replaced is using cache replacement algorithms. Replacement algorithms are only needed for associative and set associative techniques. The following are the common replacement techniques:

- **Least Recently Used (LRU):** This replaces the cache line that has been in the cache the longest with no references to it.
- **First-in First-out (FIFO):** This replaces the cache line that has been in the cache the longest.
- **Least Frequently Used (LFU):** This replaces the cache line that has experienced the fewest references.
- **Random:** This picks a line at random from the candidate lines.

Example 4.1: Program P runs on computer A in 10 seconds. Designer says clock rate can be increased significantly, but total cycle count will also increase by 20%. What clock rate do we need on computer B for P to run in 6 seconds? (Clock rate on A is 100 MHz). The new machine is B. We want CPU Time_B = 6 seconds.

We know that Cycles count_B = 1.2 Cycles count_A. Calculate Cycles count_A. CPU Time_A = 10 sec. = ; Cycles count_A = 1000 x 106 cycles Calculate Clock rate_B:

CPU Time_B = 6 sec. = ; Clock rate_B = = 200 MHz

EnggTree.com

Machine B must run at twice the clock rate of A to achieve the target execution time.

Example 4.2: We have two machines with different implementations of the same ISA. Machine A has a clock cycle time of 10 ns and a CPI of 2.0 for program P; machine B has a clock cycle time of 20 ns and a CPI of 1.2 for the same program. Which machine is faster? Let IC be the number of instructions to be executed. Then Cycles count_A = 2.0 IC

```
Cycles count_B = 1.2 IC
```

calculate CPU Time for each machine: CPU Time_A = $2.0 \text{ IC } \times 10 \text{ ns} = 20.0 \text{ IC } \text{ ns}$ CPU Time_B = $1.2 \text{ IC } \times 20 \text{ ns} = 24.0 \text{ IC } \text{ ns}$ » Machine A is 20% faster.

Example 4.3: Consider an implementation of MIPS ISA with 500 MHz clock and

- each ALU instruction takes 3 clock cycles,

- each branch/jump instruction takes 2 clock cycles,

- each sw instruction takes 4 clock cycles,

– eachlw instruction takes 5 clock cycles.

Also, consider a program that during its execution executes:

- x=200 million ALU instructions

- y=55 million branch/jump instructions

-z=25 million sw instructions

- w=20 million lw instructions

Find CPU time. Assume sequentially executing CPU.

Clock cycles for a program = (3x + 2y + 4z + 5w)

= 910 x 10⁶ clock cycles CPU_time = Clock cycles for a program /

Clock rate

= $910 \times 10^6 / 500 \times 10^6 = 1.82 \text{ sec}$

Example 4.4: Consider another implementation of MIPS ISA with 1 GHz clock and

- each ALU instruction takes 4 clock cycles,

- each branch/jump instruction takes 3 clock cycles,

- each sw instruction takes 5 clock cycles,

- eachlw instruction takes 6 clock cycles.

Also, consider the same program as in Example 1.

Find CPI and CPU time. Assume sequentially executing CPU.

CPI = (4x + 3y + 5z + 6w) / (x + y + z + w)

= 4.03 clock cycles/ instruction

CPU time = Instruction count x CPI / Clock rate

 $= (x+y+z+w) \times 4.03 / 1000 \times 10^{6}$

 $= 300 \times 10^{6} \times 4.03 / 1000 \times 10^{6}$

= 1.21 sec

VIRTUAL MEMORY

Virtual memory is a memory management capability of an operating system that uses hardware and software to allow a computer to compensate for physical memory shortages by temporarily transferring data from RAM to disk storage. The concept of virtual memory in computer organization is allocating memory from the hard disk and making that part of the hard disk as a temporary RAM. In other words, it is a technique that uses main memory as a cache for secondary storage. The motivations for virtual memory are:

- To allow efficient and safe sharing of memory among multiple programs
- To remove the programming burdens of a small, limited amount of main memory.

Virtual memory provides an illusion to the users that the PC has enough primary memory left to run the programs. Sometimes the size of programs to be executed may sometimes very bigger than the size of primary memory left, the user never feels that the system needs a bigger primary storage to run that program. When the RAM is full, the operating system occupies a portion of the hard disk and uses it as a RAM. In that part of the secondary storage, the part of the program which not currently being executed is stored and all the parts of the program that are executed are first brought into the main memory. This is the theory behind **virtual memory**.

Terminologies:

- **Physical address** is an address in main memory.
- **Protection** is a set of mechanisms for ensuring that multiple processes sharing the processor, memory, or I/O devices cannot interfere, with one another by reading or writing each other's data.
- Virtual memory breaks programs into fixed-size blocks called **pages**.
- **Page fault** is an event that occurs when an accessed page is not present in main memory.
- **Virtual address** is an address that corresponds to a location in virtual space and is translated by address mapping to a physical address when memory is accessed.
- Address translation or address mapping is the process by which a virtual address is mapped to an address used to access memory.

Working mechanism

- In virtual memory, blocks of memory are mapped from one set of addresses (virtual addresses) to another set (physical addresses).
- The processor generates virtual addresses while the memory is accessed using physical addresses.
- Both the virtual memory and the physical memory are broken into pages, so that a virtual page is really mapped to a physical page.
- It is also possible for a virtual page to be absent from main memory and not be mapped to a physical address, residing instead on disk.
- Physical pages can be shared by having two virtual addresses point to the same physical address. This capability is used to allow two different programs to share data or code.
- Virtual memory also simplifies loading the program for execution by providing relocation. **Relocation** maps the virtual addresses used by a program to different physical addresses before the addresses are used to access memory. This relocation allows us to load the program anywhere in main memory.

EnggTree.com



Fig 4.12: Mapping of virtual and physical memory

Addressing in virtual memory

- A virtual address is considered as a pair (p,d) where lower order bits give an offset d within the page and high-order bits specify the page p.
- The job of the Memory Management Unit (MMU) is to translate the page number p to a frame number f.
- The physical address is then (f,d), and this is what goes on the memory bus.
- For every process, there is a page and page-number p is used as an index into this array for the translation.
- The following are the entries in page tables:
 - 1. Validity bit: Set to 0 if the corresponding page is not in memory
 - 2. Frame number: Number of bits required depends on size of physical memory
 - 3. Protection bits: Read, write, execute accesses
 - 4. Referenced bit is set to 1 by hardware when the page is accessed: used by page replacement policy
 - 5. Modified bit (dirty bit) set to 1 by hardware on write-access: used to avoid writing when swapped out.



Fig 4.13: Conversion of logical address to physical address Role of control bit in page table

The control bit (v) indicates whether the page is loaded in the main memory. It also indicates whether the page has been modified during its residency in the main memory. This information is crucial to determine whether to write back the page to the disk before it is removed from the main memory during next page replacement.



Fig 4.14: Page table

Page faults and page replacement algorithms

A page fault occurs when a page referenced by the CPU is not found in the main memory. The required page has to be brought from the secondary memory into the main memory. A page that is currently residing in the main memory, has to be replaced if all the frames of main memory are already occupied.

Page replacement is a process of swapping out an existing page from the frame of a main memory and replacing it with the required page.

Page replacement is done when all the frames of main memory are already occupied and a page has to be replaced to create a space for the newly referenced page. A good replacement algorithm will have least number of page faults.

EnggTree.com



Fig 4.14: Occurrence of page fault

The following are the page replacement algorithms:

- 1. FIFO Page Replacement Algorithm
- 2. LIFO Page Replacement Algorithm
- 3. LRU Page Replacement Algorithm
- 4. Optimal Page Replacement Algorithm
- 5. Random Page Replacement Algorithm

1. First In First Out (FIFO) page replacement algorithm

It replaces the oldest page that has been present in the main memory for the longest time. It is implemented by keeping track of all the pages in a queue.

Example 4.5. Find the page faults when the following pages are requested to be loaded in a page frame of size 3: 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1, 2, 0, 1, 7, 0, 1



Page faults= 15

2. Last In First Out (LIFO) page replacement algorithm

It replaces the newest page that arrived at last in the main memory. It is implemented by keeping track of all the pages in a stack.

3. Least Recently Used (LRU) page replacement algorithm The new page will be replaced with least recently used page.

EnggTree.com

Example 4.6: Consider the following reference string. Calculate the number of page faults when the page frame size is 3 using LRU policy.7, 0, 1, 2, 0, 3, 4, 2, 3, 0, 3, 2,1,2,0,1,7,0,1

7	7	7	2	2	2	2	4	4	4	0	0	0	1	1	1	1	1	1	1
	0	0	0	0	0	0	0	0	3	3	3	3	3	3	0	0	0	0	0
		1	1	1	3	3	3	2	2	2	2	2	2	2	2	2	7	7	7
£	F	F	F		F		F	F	F	F			F		F		F		

Page faults= 12 (F bit indicates the occurrence of page faults)

4. Optimal page replacement algorithm

In this method, pages are replaced which would not be used for the longest duration of time in the future.

Example 4.7: Find the number of misses and hits while using optimal page replacement algorithm on the following reference string with page frame size as 4: 2, 3, 4, 2, 1, 3, 7, 5, 4, 3, 2, 3, 1.

2	2	2	2	2	2	2	2	2	2	2	2	1
_	3	3	3	3	3	3	3	3	3	3	3	3
		4	4	4	4	4	4	4	4	4	4	4
				1	1	7	5	5	5	5	5	5

Page fault=13Number of page hit= 6Number of page misses=7

5. Random page replacement algorithms

Random replacement algorithm replaces a random page in memory. This eliminates the overhead cost of tracking page references.

Translation Look aside Buffer (TLB)

A translation look aside buffer (TLB) is a memory cache that stores recent translations of virtual memory to physical addresses for faster retrieval.

The page tables are stored in main memory and every memory access by a program to the page table takes longer time. This is because it does one memory access to obtain the physical address and a second access to get the data. The virtual to physical memory address translation occurs twice. But a TLB will exploit the locality of reference and can reduce the memory access time.

TLB hit is a condition where the desired entry is found in translation look aside buffer.

If this happens then the CPU simply access the actual location in the main memory.

If the entry is not found in TLB (TLB miss) then CPU has to access page table in the main memory and then access the actual frame in the main memory. Therefore, in the case of TLB hit, the effective access time will be lesser as compare to the case of TLB miss.

If the probability of TLB hit is P% (TLB hit rate) then the probability of TLB miss (TLB miss rate) will be (1-P) %. The effective access time can be defined as

Effective access time = P(t + m) + (1 - p)(t + k.m + m)
EnggTree.com

Where, p is the TLB hit rate, t is the time taken to access TLB, m is the time taken to access main memory. K indicates the single level paging has been implemented.



Fig 4.15: Cache access levels

4.3.5 Protection in Virtual memory

- Virtual memory allows sharing of main memory by multiple processes. So protection mechanisms, while providing memory protection.
- The protection mechanism must ensure one process cannot write into the address space of another user process or into the operating system.
- Memory protection can be done at two levels: hardware and software levels.

Hardware Level:

Memory protection at hardware level is done in three methods:

• The machine should support two modes: supervisor mode and user mode. This indicates whether the current running process is a user or supervisory process. The processes running in supervisor or kernel mode is an operating system process.

- Include user / supervisor bit in TLB to indicate whether the process is in user or supervisor mode. This is an access control mechanism imposed on the user process only to read from the TLB and not write to it.
- The processors can switch between user and supervisor mode. The switching from user to

system mode is done through system calls that transfers control to a dedicated location in supervisor code space.

System call is a special instruction that transfers control from user mode to a dedicated location in supervisor code space, invoking the exception mechanism

in the process.

PARALLEL BUS ARCHITECTURES

Single bus architectures connect multiple processors with their own cache memory using shared bus. This is a simple architecture but it suffers from latency and bandwidth issues. This naturally led to deploying parallel or multiple bus architectures. Multiple bus multiprocessor systems use several parallel buses to interconnect multiple processors with multiple memory modules. The following are the connection schemes in multi bus architectures:

1. Multiple-bus with full bus-memory connection (MBFBMC)

This has all memory modules connected to all buses. The multiple-bus with single bus

memory connection has each memory module connected to a specific bus. For N processors with M memory modules and B buses, the number of connections requires are: B(N+M) and the load on each bus will ne N+M.

2. Multiple bus with partial bus-memory connection (MBPBMC)

The multiple-bus with partial bus-memory connection, has each memory module connected to a subset of buses.

3. Multiple bus with class-based memory connection (MBCBMC)

The multiple-bus with class-based memory connection (MBCBMC), has memory modules grouped into classes whereby each class is connected to a specific subset of buses. A class is just an arbitrary collection of memory modules.

4. Multiple bus with single bus memory connection (MBSBMC)

Here, only single bus will be connected to single memory, but the processor can access all the buses. The numbers of connections:

$$BN + \sum_{i=1}^{k} M_j (j+B-k)$$

And load on each bus is given by

$$N + \sum_{j=\max(i+k-B,1)}^{k} M_j, 1 \le i \le B$$







Fig 4.16 b) Multiple bus with single bus memory connection (MBSBMC)



Fig 4.16 c) Multiple bus with partial bus-memory connection (MBPBMC)





Bus Synchronization:

• In a single bus multiprocessor system, bus arbitration is required in order to resolve the bus contention that takes place when more than one processor competes to access the bus.

- A bus can be classified as synchronous or asynchronous. The time for any transaction over a synchronous bus is known in advance. Asynchronous bus depends on the availability of data and the readiness of devices to initiate bus transactions.
- The processors that want to use the bus submit their requests to bus arbitration logic. The latter decides, using a certain priority scheme, which processor will be granted access to the bus during a certain time interval (bus master).
- The process of passing bus mastership from one processor to another is called **handshaking**, which requires the use of two control signals: bus request and bus grant.
- Bus request indicates that a given processor is requesting mastership of the bus.
- Bus grant: indicates that bus mastership is granted.
- Bus busy: is usually used to indicate whether or not the bus is currently being used.
- In deciding which processor gains control of the bus, the bus arbitration logic uses a predefined priority scheme.
- Among the priority schemes used are random priority, simple rotating priority, equal priority, and least recently used (LRU) priority.
- After each arbitration cycle, in simple rotating priority, all priority levels are reduced one place, with the lowest priority processor taking the highest priority. In equal priority, when two or more requests are made, there is equal chance of any one request being processed.
- In the LRU algorithm, the highest priority is given to the processor that has not used the bus for the longest time.



Fig 4.17: Bus synchronization

INTERNAL COMMUNICATION METHODOLOGIES

CPU of the computer system communicates with the memory and the I/O devices in order to transfer data between them. The method of communication of the CPU with memory and I/O devices is different. The CPU may communicate with the memory either

EnggTree.com

directly or through the Cache memory. However, the communication between the CPU and I/O devices is usually implemented with the help of interface. There are three types of internal communications:

- Programmed I/O
- Interrupt driven I/O
- Direct Memory Access (DMA)

Programmed I/O

- Programmed I/O is implicated to data transfers that are initiated by a CPU, under driver software control to access Registers or Memory on a device.
- With programmed I/O, data are exchanged between the processor and the I/O module.
- The processor executes a program that gives it direct control of the I/O operation, including sensing device status, sending a read or write command, and transferring the data.
- When the processor issues a command to the I/O module, it must wait until the I/O operation is complete.
- If the processor is faster than the I/O module, this is wasteful of processor time. With interrupt-driven I/O, the processor issues I/O command, continues to execute other instructions, and is interrupted by the I/O module when the latter has completed its work.
- With both programmed and interrupt I/O, the processor is responsible for extracting data from main memory for output and storing data in main memory for input.
- The alternative is known as direct memory access. In this mode, the I/O module and main memory exchange data directly, without processor involvement.
- With programmed I/O, the I/O module will perform the requested action and then set the appropriate bits in the I/O status register.
- The I/O module takes no further action to alert the processor.
- When the processor is executing a program and encounters an instruction relating to I/O, it executes that instruction by issuing a command to the appropriate I/O module. In particular, it does not interrupt the processor.
- It is the responsibility of the processor periodically to check the status of the I/O module. Then if the device is ready for the transfer (read/write).
- The processor transfers the data to or from the I/O device as required. As the CPU is faster than the I/O module, the problem with programmed I/O is that the CPU has to wait a long time for the I/O module of concern to be ready for either reception or transmission of data.
- The CPU, while waiting, must repeatedly check the status of the I/O module, and this process is known as **Polling**.
- The level of the performance of the entire system is severely degraded.



Fig 4.18: Workflow in programmed I/O

Interrupt Driven I/0

- The CPU issues commands to the I/O module then proceeds with its normal work until interrupted by I/O device on completion of its work.
- For input, the device interrupts the CPU when new data has arrived and is ready to be retrieved by the system processor. The actual actions to perform depend on whether the device uses I/O ports, memory mapping.
- For output, the device delivers an interrupt either when it is ready to accept new data or to acknowledge a successful data transfer. Memory-mapped and DMA-capable devices usually generate interrupts to tell the system they are done with the buffer.
- Although Interrupt relieves the CPU of having to wait for the devices, but it is still inefficient in data transfer of large amount because the CPU has to transfer the data word by word between I/O module and memory.
- Below are the basic operations of Interrupt:
 - 1. CPU issues read command
 - 2. I/O module gets data from peripheral whilst CPU does other work
 - 3. I/O module interrupts CPU
 - 4. CPU requests data
 - 5. I/O module transfers data

Direct Memory Access (DMA)

- Direct Memory Access (DMA) means CPU grants I/O module authority to read from or write to memory without involvement.
- DMA module controls exchange of data between main memory and the I/O device.
- Because of DMA device can transfer data directly to and from memory, rather than using the CPU as an intermediary, and can thus relieve congestion on the bus.
- CPU is only involved at the beginning and end of the transfer and interrupted only after entire block has been transferred.



Fig 4.19: CPU bus signals for DMA transfer

- The CPU programs the DMA controller by setting its registers so it knows what to transfer where.
- It also issues a command to the disk controller telling it to read data from the disk into its internal buffer and verify the checksum.
- When valid data are in the disk controller's buffer, DMA can begin. The DMA controller initiates the transfer by issuing a read request over the bus to the disk controller.
- This read request looks like any other read request, and the disk controller does not know whether it came from the CPU or from a DMA controller.
- The memory address to write to is on the bus address lines, so when the disk controller fetches the next word from its internal buffer, it knows where to write it.
- The write to memory is another standard bus cycle.
- When the write is complete, the disk controller sends an acknowledgement signal to the DMA controller, also over the bus.
- The DMA controller then increments the memory address to use and decrements the byte count. If the byte count is still greater than 0, steps 2 through 4 are repeated until the count reaches 0.
- At that time, the DMA controller interrupts the CPU to let it know that the transfer is now complete.
- When the operating system starts up, it does not have to copy the disk block to memory; it

is already there.

• The DMA controller requests the disk controller to transfer data from the disk controller's buffer to the main memory. In the first step, the CPU issues a command to the disk controller telling it to read data from the disk into its internal buffer.



Fig 4.20: Operations in DMA

SERIAL BUS ARCHITECTURES

The peripheral devices and external buffer that operate at relatively low frequencies communicate with the processor using serial bus. There are two popular serial buses: Serial Peripheral Interface (SPI) and Inter-Integrated Circuit (I²C). **Serial Peripheral Interface (SPI)**

Serial Peripheral Interface (SPI) is an interface bus designed by Motorola to send data between microcontrollers and small peripherals such as shift registers, sensors, and SD cards. It uses separate clock and data lines, along with a select line to choose the device.

- A standard SPI connection involves a master connected to slaves using the serial clock (SCK), Master Out Slave In (MOSI), Master In Slave Out (MISO), and Slave Select (SS) lines.
- The SCK, MOSI, and MISO signals can be shared by slaves while each slave has a unique SS line.
- The SPI interface defines no protocol for data exchange, limiting overhead and allowing for high speed data streaming.
- Clock polarity \$CPOL\$ and clock phase \$CP(A\$ can be specified as \$\frac{1}{2}\$ or \$\frac{1}{3}\$ to form four unique modes to provide flexibility in communication between master and slave.
-)f CPOL and CP(A are both +ど+ゆdefined as Mode どよ data is sampled at the leading rising edge of the clock. Mode 0 is by far the most common mode for SPI bus slave communication.
 -)f CPOL is +a+a and CP(A is +b+aMode b+b, data is sampled at the leading falling edge of the clock.Likewise, CPOL = +b+a and CP(A = +a+a Mode b+b results in data sampled at on the

trailing falling edge and CPOL = $+\pm \pm \pm \oplus$ with CP(A = $+\pm \pm \oplus$ Mode & results in data sampled on the trailing rising edge.



Fig 4.21: SPI master with three slaves

Mode	CPOL	СРНА
0	0 0	
1	0 1	
2	1 0	
3	1 1	

Fig 4.22: Modes in SPI

- In addition to the standard 4-wire configuration, the SPI interface has been extended to include a variety of IO standards including 3-wire for reduced pin count and dual or quad I/O for higher throughput.
- In 3-wire mode, MOSI and MISO lines are combined to a single bidirectional data line.
- Transactions are half-duplex to allow for bidirectional communication. Reducing the number of data lines and operating in half-duplex mode also decreases maximum possible throughput; many 3-wire devices have low performance requirements and are instead designed with low pin count in mind.
- Multi I/O variants such as dual I/O and quad I/O add additional data lines to the standard for increased throughput.
- Components that utilize multi I/O modes can rival the read speed of parallel devices while still offering reduced pin counts. This performance increase enables random access and direct program execution from flash memory (execute-in-place).

Inter-Integrated Circuit (I²C)

An inter-integrated circuit (Inter-IC or I2C) is a multi-master serial bus that connects lowspeed peripherals to a motherboard, mobile phone, embedded system or other electronic devices.

Downloaded from EnggTree.com

- Philips Semiconductor created I²C with an intention of communication between chips reside on the same Printed Circuit Board (PCB).
- It is a multi-master, multi-slave protocol.
- It is designed to lessen costs by streamlining massive wiring systems with an easier interface for connecting a central processing unit (CPU) to peripheral chips in a television.
- It had a battery-controlled interface but later utilized an internal bus system.
- It is built on two lines
- SDA (Serial Data) The line for the master and slave to send and receive data
- SCL (Serial Clock) The line that carries the clock signal.
- Devices on an I2C bus are always a master or a slave. Master is the device which always initiates a communication and drives the clock line (SCL). Usually a microcontroller or microprocessor acts a master which needs to read data from or write data to slave peripherals.
- Slave devices are always responds to master and won't initiate any communication by itself. Devices like EEPROM, LCDs, RTCs acts as a slave device. Each slave device will have a unique address such that master can request data from or write data to it.
- The master device uses either a 7-bit or 10-bit address to specify the slave device as its partner of data communication and it supports bi-directional data transfer.

Working of I²C

- The I2C, data is transferred in messages, which are broken up into frames of data. Each message has an address frame that contains the binary address of the slave, and one or more data frames that contain the data being transmitted.
- The message also includes start and stop conditions, read/write bits, and ACK/NACK bits between each data frame.
- The following are the bits in data frames:
- **1. Start Condition:** The SDA line switches from a high voltage level to a low voltage level before the SCL line switches from high to low.
- **2. Stop Condition:** The SDA line switches from a low voltage level to a high voltage level after the SCL line switches from low to high.
- **3.** Address Frame: A 7 or 10 bit sequence unique to each slave that identifies the slave when the master wants to talk to it.
- **4. Read/Write Bit**: A single bit specifying whether the master is sending data to the slave (low voltage level) or requesting data from it (high voltage level).
- **5. ACK/NACK Bit:** Each frame in a message is followed by an acknowledge/no-acknowledge bit. If an address frame or data frame was successfully received, an ACK bit is returned to the sender from the receiving device.



Addressing:

- I²C doesn[†]t have slave select lines like SP), so it needs another way to let the slave know that data is being sent to it, and not another slave. It does this by addressing. The address frame is always the first frame after the start bit in a new message.
- The master sends the address of the slave it wants to communicate with to every slave connected to it. Each slave then compares the address sent from the master to its own address.
- If the address matches, it sends a low voltage ACK bit back to the master. If the address doesn't match, the slave does nothing and the SDA line remains high.

Read/Write Bit

• The address frame includes a single bit at the end that informs the slave whether the master wants to write data to it or receive data from it. If the master wants to send data to the slave, the read/write bit is a low voltage level. If the master is requesting data from the slave, the bit is a high voltage level.

Data Frame

- After the master detects the ACK bit from the slave, the first data frame is ready to be sent.
- The data frame is always 8 bits long, and sent with the most significant bit first.
- Each data frame is immediately followed by an ACK/NACK bit to verify that the frame has been received successfully.
- The ACK bit must be received by either the master or the slave (depending on who is sending the data) before the next data frame can be sent.
- After all of the data frames have been sent, the master can send a stop condition to the slave to halt the transmission.
- The stop condition is a voltage transition from low to high on the SDA line after a low to high transition on the SCL line, with the SCL line remaining high.

Steps in Data transmission

- 1. The master sends the start condition to every connected slave by switching the SDA line from a high voltage level to a low voltage level before switching the SCL line from high to low.
- 2. The master sends each slave the 7 or 10 bit address of the slave it wants to communicate with, along with the read/write bit.
- 3. Each slave compares the address sent from the master to its own address. If the address matches, the slave returns an ACK bit by pulling the SDA line low for one bit. If the address from the master does not match the slave s own address, the slave leaves the SDA line high.
- 4. The master sends or receives the data frame.
- 5. After each data frame has been transferred, the receiving device returns another ACK bit to the sender to acknowledge successful receipt of the frame.
- 6. To stop the data transmission, the master sends a stop condition to the slave by switching

SCL high before switching SDA high.

Advantages

- It uses two wires.
- This supports multiple masters and multiple slaves.
- ACK/NACK bit gives confirmation that each frame is transferred successfully.
- Well known and widely used protocol

Disadvantages

- Slower data transfer rate than SPI.
- The size of the data frame is limited to 8 bits
- More complicated hardware needed to implement than SPI.

MASS STORAGE

Mass storage refers to various techniques and devices for storing large amounts of data. Mass storage is distinct from memory, which refers to temporary storage areas within the computer. Unlike main memory, mass storage devices retain data even when the computer is turned off.

The mass storage medium includes:

- solid-state drives (SSD)
- hard drives
- external hard drives
- optical drives
- tape drives
- RAID storage
- USB storage
- flash memory cards

Solid State Devices

- Solid-state devices are electronic devices in which electricity flows through solid semiconductor crystals like silicon, gallium arsenide, and germanium rather than through vacuum tubes.
- It do not involve any moving parts or magnetic materials.
- RAM is a solid state device that consists of microchips that store data on non-moving components, providing for fast retrieval of that data.
- Transistors are the most important solid state devices. The transistors contain two p- n junctions, have three contacts or terminals.
- They require the action of perpendicular electrical fields, their behavior is more difficult to understand than that of diodes.
- The different types of transistors are: bipolar junction transistor (BJT) where the current is

amplified, while in the field effect transistor (FET) a voltage controls a current.

- In a solid-state component, the current is confined to solid elements and compounds engineered specifically to switch and amplify it.
- Current flows in two forms: as negatively charged electrons, and as positively charged electron deficiencies called holes.
- In some semiconductors, the current consists mostly of electrons; in other semiconductors, it consists mostly of holes. Both the electron and the hole are called charge carriers.

Hard Drives

- A hard disk drive is a non-volatile memory hardware device that permanently stores and retrieves data on a computer.
- A hard drive is a secondary storage device that consists of one or more platters to which data is written using a magnetic head, all inside of an air-sealed casing.
 - Internal hard disks reside in a drive bay, connect to the motherboard using an ATA, SCSI, or SATA cable, and are powered by a connection to the power supply unit.

External Hard Drives

- An external hard drive is a portable storage device that can be attached to a computer through a USB or FireWire connection, or wirelessly.
- External hard drives typically have high storage capacities and are often used to back up computers or serve as a network drive.

Optical Drives

- An Optical Drive refers to a computer system that allows users to use DVDs, CDs and Bluray optical drives.
- The drive contains some lenses that project electromagnetic waves that are responsible for reading and writing data on optical discs.
- An optical disk drive uses a laser to read and write data. A laser in this context means an electromagnetic wave with a very specific wavelength within or near the visible light spectrum.
- An optical drive that works with all types of discs will have two separate lenses: one for CD/DVD and one for Blu-ray.
- An optical drive has a rotational mechanism to spin the disc. Optical drives were originally designed to work at a constant linear velocity (CLV) (i.e.) the disc spins at varying speeds depending on where the laser beam is reading, so the spiral groove of the disc passes by the laser at a constant speed.
- An optical drive also needs a loading mechanism: A **tray-loading mechanism**, where the disc is placed onto a motorized tray, which moves in and out of the computer case and **slot-loading mechanism**, where the disc is slid into a slot and motorized rollers are used to move the disc in and out.

Tape disks

- A tape drive is a device that stores computer data on magnetic tape, especially for backup and archiving purposes.
- Tape drives work either by using a traditional helical scan where the recording and playback heads touch the tape, or linear tape technology, where the heads never actually

touch the tape.

- Drives can be rewinding, where the device issues a rewind command at the end of a session, or non-rewinding.
- Rewinding devices are most commonly used when a tape is to be unmounted at the end of a session after batch processing of large amounts of data.
- Non-rewinding devices are useful for incremental backups and other applications where new files are added to the end of the previous session's files.
- The different types of tapes are audio, video and data storage tape.

Redundant Array of Inexpensive Disks (RAID) Storage

- RAID is a way of storing the same data in different places on multiple hard disks to protect data in the case of a drive failure.
- RAID works by placing data on multiple disks and allowing input/output (I/O) operations to overlap in a balanced way, improving performance. Because the use of multiple disks increases the mean time between failures (MTBF), storing data redundantly also increases fault tolerance.
- A RAID controller can be used as a level of abstraction between the OS and the physical disks, presenting groups of disks as logical units. Using a RAID controller can improve performance and help protect data in case of a crash.
- Levels in RAID:

1. RAID 0 (Disk striping):

RAID 0 splits data across any number of disks allowing higher data throughput. An individual file is read from multiple disks giving it access to the speed and capacity of all of them. This RAID level is often referred to as striping and has the benefit of increased performance.

2. RAID 1 (Disk Mirroring):

RAID 1 writes and reads identical data to pairs of drives. This process is often called data mirroring and it is a primary function is to provide redundancy. If any of the disks in the array fails, the system can still access data from the remaining disk(s).

3. RAID 5 (Striping with parity):

RAID 5 stripes data blocks across multiple disks like RAID 0, however, it also stores parity information (Small amount of data that can accurately describe larger amounts of data) which is used to recover the data in case of disk failure. This level offers both speed (data is accessed from multiple disks) and redundancy as parity data is stored across all of the disks.

4. RAID 6 (Striping with double parity):

Raid 6 is similar to RAID 5, however, it provides increased reliability as it stores an extra parity block. That effectively means that it is possible for two drives to fail at once without breaking the array.

5. RAID 10 (Striping + Mirroring):

RAID 10 combines the mirroring of RAID 1 with the striping of RAID 0. Or in other words, it combines the redundancy of RAID 1 with the increased performance of RAID 0. It is best suitable for environments where both high performance and security is required.

EnggTree.com

Universal Serial Bus (USB) Devices

- USB is a system for connecting a wide range of peripherals to a computer, including pointing devices, displays, and data storage and communications products.
- The Universal Serial Bus is a network of attachments connected to the host computer.
- These attachments come in two types known as **Functions and Hubs**.
- Functions are the peripherals such as mice, printers, etc.
- Hubs basically act like a double adapter does on a power-point, converting one socket, called a port, into multiple ports.
- Hubs and functions are collectively called devices.
- When a device is attached to the USB system, it gets assigned a number called its address. The address is uniquely used by that device while it is connected.
- Each device also contains a number of endpoints, which are a collection of sources and
- destinations for communications between the host and the device.
- The combination of the address, endpoint number and direction are what is used by the host and software to determine along which pipe data is travelling.

Flash Drives

- A flash drive stores data using flash memory. Flash memory uses an electrically erasable programmable read-only (EEPROM) format to store and retrieve data.
- Flash drives are non-volatile, which means they do not need a battery backup.
- Most computers come equipped with USB ports, which detect inserted flash drives and install the necessary drivers to make the data retrievable.
- Computer users can store and retrieve data once the operating system has detected a connection to the USB port.
- Flash drives have a USB mass storage device classification, which means they do not require additional drivers.
- The computer's operating system recognizes a block-structured logical unit, which means it can use any file system or block addressing system to read the information on the flash drive.
- A flash drive enters emulation mode, or acts a hard drive, once it has connected to the USB port. This makes it easier to transfer data between the flash drive and the computer.
- Flash memory is known as a solid state storage device, meaning there are no moving parts

 everything is electronic instead of mechanical.

INPUT AND OUTPUT DEVICES

The common input and output devices are discussed here:

Input Devices

Keyboard

• A keyboard has its own processor and circuitry that carries information to and from that processor.

- A large part of this circuitry makes up the **key matrix which is arranged in rows and columns.**
- The key matrix is a grid of circuits underneath the keys.
- In all keyboards each circuit is broken at a point below each key. When a key is presses, it presses a switch, completing the circuit and allowing a tiny amount of current to flow through.
- The mechanical action of the switch causes some vibration, called **bounce**, which the processor filters out.
- If the key is pressed and held continuously, the processor recognizes it as the equivalent of pressing a key repeatedly.
- Another type of keyboard has three layers: top plasticized layer with key positions marked on the top surface and conducting traces on another side; middle layer made of rubber with hole for key positions; bottom metallic layer with raised bumps for key positions.
- When a key is pressed the trace underneath the top layer comes in contact with the bump in



• the last layer, thus completing an electrical circuit. The current flow is sensed by the microcontroller.

Fig 4.24: Layers in keyboard

Mouse

- A computer mouse is a hand-held pointing device that detects two-dimensional motion relative to a surface.
- This motion is typically translated into the motion of a pointer on a display, which allows a smooth control of the graphical user interface.
- There are two main kinds of mice: rolling rubber ball mouse or optical mouse.
- As the mouse is moved, the ball rolls under its own weight and pushes against two plastic rollers linked to thin wheels.
- One of the wheels detects movements in an up-and-down direction (y-axis) and the other detects side-to-side movements (x-axis).
- If the mouse is moved straight up, only the y-axis wheel turns. If the mouse is moved to the right, only the x-axis wheel turns.
- The optical mouse shines a bright light down onto the desk from an LED mounted on the bottom of the mouse.
- The light bounces straight back up off the desk into a photocell also mounted under the mouse, a short distance from the LED.
- The photocell has a lens in front of it that magnifies the reflected light, so the mouse can respond more precisely to your hand movements.
- As the mouse is pushed, the pattern of reflected light changes, and the chip inside the

mouse uses this to figure out the motion.

Trackball, Joystick and Touch pad

- A trackball can also be used as an alternative to a mouse. This device also has buttons similar to those on a mouse.
- It holds a large moving ball on the top. The body of the trackball is not moved. The ball is rolled with fingers. The position of the cursor on the screen is controlled by rotating the ball.
- The main benefit of the trackball over a mouse is that it takes less space to move. The trackball is often included in laptop computers. The standard desktop computer also uses a trackball operated as a separate input device.
- A touchpad is a small, plane surface over which the user moves his finger. The user controls the movement of the cursor on the screen by moving his fingers on the touchpad. It is also known as a track pad.
- A touchpad also has one or more buttons near it. These button work like mouse buttons. Touchpads are commonly used with notebook computers.
- A joystick consists of a base and a stick. The stick can be moved in several directions to shift an object anywhere on the computer screen.
- A joystick can perform a similar function to a mouse or trackball. It is often considered less comfortable and efficient. The most common use of a joystick is for playing computer games.

Scanners

- Scanners operate by shining light at the object or document being digitized and directing the reflected light onto a photosensitive element.
- In most scanners, the sensing medium is an electronic, light-sensing integrated circuit known as a charged coupled device (CCD).
- Light-sensitive photo sites arrayed along the CCD convert levels of brightness into electronic signals that are then processed into a digital image.
- A scanner consists of a flat transparent glass bed under which the CCD sensors, lamp, lenses, filters and also mirrors are fixed.
- The document has to be placed on the glass bed. There will also be a cover to close the scanner.
- The lamp brightens up the text to be scanned. Most scanners use a cold cathode fluorescent lamp (CCFL).
- A stepper motor under the scanner moves the scanner head from one end to the other. The movement will be slow and is controlled by a belt.
- The scanner head consists of the mirrors, lens, CCD sensors and also the filter. The scan head moves parallel to the glass bed and that too in a constant path.
- As the scan head moves under the glass bed, the light from the lamp hits the document and is reflected back with the help of mirrors angled to one another.
- According to the design of the device there may be either 2-way mirrors or 3-way mirrors.
- The mirrors will be angled in such a way that the reflected image will be hitting a smaller surface.
- In the end, the image will reach a lens which passes it through a filter and causes the image

to be focused on CCD sensors.

- The CCD sensors convert the light to electrical signals according to its intensity.
- The electrical signals will be converted into image format inside a computer.

Output Devices

Video Displays

- The CRT monitors were fundamental output display device.
- The CRT or cathode ray tube, is the picture tube of a monitor.
- The back of the tube has a negatively charged cathode.
- The electron gun shoots electrons down the tube and onto a charged screen.
- The screen is coated with a pattern of dots using phosphor that glow when struck by the electron stream.
- The image on the monitor screen is usually made up from at least tens of thousands of such tiny dots glowing on command from the computer.
- The closer together the pixels are, the sharper the image on screen.
- The distance between pixels on a computer monitor screen is called its dot pitch and is measured in millimeters. Most monitors have a dot pitch of 0.28 mm or less.
- There are two electromagnets around the collar of the tube which deflect the electron beam.
- The beam scans across the top of the monitor from left to right, is then blanked and moved back to the left-hand side slightly below the previous trace (on the next scan line), scans across the second line and so on until the bottom right of the screen is reached.
- The beam is again blanked, and moved back to the top left to start again.
- This process draws a complete picture, typically 50 to 100 times a second.
- The number of times in one second that the electron gun redraws the entire image is called the refresh rate and is measured in hertz (cycles per second).
- It is common, particularly in lower priced equipment, for all the odd-numbered lines of an image to be traced, and then all the even-numbered lines; the circuitry of such an interlaced display need to be have only half the speed of a non-interlaced display.
- An interlaced display, particularly at a relatively low refresh rate, can appear to some observers to flicker, and may cause eye strain and nausea.
- The intensity or strength of the electron beam is controlled by setting the voltage levels.
- The number of electrons that hits the screen determines the light emitted by the screen. When the voltage is varied in the electron gun, the brightness of the display also varies.
- The focusing hardware focuses the beam at all positions on the screen.
- The deflection of electron beam is controlled by electric or magnetic fields.
- Two pairs of coils mounted on the CRT to produce the necessary defection.

EnggTree.com

The coils are placed in such a way that, the magnetic field produced by them results in traverse deflection force that is perpendicular to the magnetic field and electron beam.





- An LED screen is an LCD screen, but instead of having a normal CCFL backlight, it uses lightemitting diodes (LEDs) as a source of light behind the screen.
- An LED is more energy efficient and a lot smaller than a CCFL, enabling a thinner television screen.

Printers

- A printer is an electromechanical device which converts the text and graphical documents from electronic form to the physical form.
- They are the external peripheral devices which are connected with the computers or laptops through a cable or wirelessly to receive input data and print them on the papers.
- Quality of printers is identified by its features like color quality, speed of printing, resolution etc. Modern printers come with multipurpose functions i.e. they are combination of printer, scanner, photocopier, fax, etc.
- Broadly printers are categorized as impact and non impact printers.

Daisy Wheel Printers

- Daisy wheel printers print only characters and symbols and cannot print graphics. They are generally slow with a printing speed of about 10 to 75 characters per second.
- A circular printing element is the heart of these printers that contains all text, numeric characters and symbols mould on each petal on the circumference of the circle.
- The printing element rotates rapidly with the help of a servo motor and pauses to allow the printing hammer to strike the character against the paper.

Dot Matrix Printers

- It is a popular computer printer that prints text and graphics on the paper by using tiny dots to form the desired shapes.
- It uses an array of metal pins known as print head to strike an inked printer ribbon and produce dots on the paper.
- These combinations of dots form the desired shape on the paper.
- The key component in the dot matrix printer is the print head which is about one inch long and contains a number of tiny pins aligned in a column varying from 9 to 24.
- The print head is driven by several hammers which force each pin to make contact with the paper at the certain time. These hammers are pulled by small electromagnet which is energized at a specific time depending on the character to be printed.

• The timings of the signals sent to the solenoids are programmed in the printer for each character.

Inkjet printers

- Inkjet printers are most popular printers for home and small scale offices as they have a reasonable cost and a good quality of printing as well.
- An inkjet printer is made of the following parts:
- i) Print head It is the heart of the printer which holds a series a nozzles which sprays the ink drops over the paper.
- ii) Ink cartridge It is the part that contains the ink for printing. Generally monochrome (black & white) printers contain a black colored ink cartridges and a color printer

contains two cartridges – one with black ink and other with primary colors (cyan, magenta and yellow).

- iii) Stepper motor It is housed in the printer to move the printer head and ink cartridges back and forth across the paper.
- iv) Stabilizer bar A stabilizer bar is used in printer to ensure the movement of print head is précised and controlled over the paper.
- v) Belt A belt is used to attach the print head with the stepper motor.
- vi) Paper Tray It is the place where papers are placed to be printed.
- vii) Rollers Printers have a set of rollers that helps to pull paper from the tray for printing purpose.
- viii) Paper tray stepper motor- another stepper motor is used to rotate the rollers in order to pull the paper in the printer.
- ix) Control Circuitry The control circuit takes the input from the computer and by decoding the input controls all mechanical operation of the printer.

Laser Printers

- Laser printers are the most popular printers that are mainly used for large scale qualitative printing.
- They are among the most popularly used fastest printers available in the market.
- A laser printer uses a slight different approach for printing. It does not use ink like inkjet printers, instead it uses a very fine powder known as Toner.
- The control circuitry is the part of the printer that talks with the computer and receives the printing data.
- A Raster Image Processor (RIP) converts the text and images in to a virtual matrix of dots.
- The photo conducting drum which is the key component of the laser printer has a special coating which receives the positive and negative charge from a charging roller.
- A rapidly switching laser beam scans the charged drum line by line. When the beam flashes on, it reverses the charge of tiny spots on the drum, respecting to the dots that are to be printed black.
 - As soon the laser scans a line, a stepper motor moves the drum in order to scan the next line by the laser.
 - A developer roller plays the vital role to paste the tonner on the paper. It is coated with charged tonner particles.
 - As the drum touches the developer roller, the charged tonner particles cling to the discharged areas of the drum, reproducing your images and text reversely.
 - Meanwhile a paper is drawn from the paper tray with help of a belt. As the paper passes through a charging wire it applies a charge on it opposite to the toner's charge.
 - When the paper meets the drum, due to the opposite charge between the paper and toner particles, the toner particles are transferred to the paper.
 - A cleaning blade then cleans the drum and the whole process runs smoothly continuously.
 - Finally paper passes through the fuser which is a heat and presser roller, melts the toner and fixes on the paper perfectly.