DEPARTMENT OF ELECTRICALS AND ELECTRONICS ENGINEERING

(ACADEMIC YEAR: 2022-2023)

EC3301 – ELECTRON DEVICES AND CIRCUITS (Regulation 2021) Semester- III

LECTURE NOTES

NAME-REG NO-

www.EnggTree.com

EC8353

EnggTree.com ELECTRON DEVICES AND CIRCUITS

OBJECTIVES:

The student should be made to:

- Understand the structure of basic electronic devices.
- Be exposed to active and passive circuit elements.
- Familiarize the operation and applications of transistor like BJT and FET.
- Explore the characteristics of amplifier gain and frequency response.
 - Learn the required functionality of positive and negative feedback systems.

UNIT I PN JUNCTION DEVICES

PN junction diode –structure, operation and V-I characteristics, diffusion and transition capacitance -Clipping and Clamping circuits-Rectifiers – Half Wave and Full Wave Rectifier, – Display devices- LED, Laser diodes, Zener diodecharacteristics- Zener Reverse characteristics – Zener as regulator

UNIT II TRANSISTORS AND THYRISTORS

BJT, JFET, MOSFET- structure, operation, characteristics and Biasing UJT, Thyristors and IGBT - Structure and characteristics.

UNIT III AMPLIFIERS

BJT small signal model – Analysis of CE, CB, CC amplifiers- Gain and frequency response –MOSFET small signal model– Analysis of CS and Source follower – Gain and frequency response- High frequency analysis.

UNIT IV MULTISTAGE AMPLIFIERS AND DIFFERENTIAL AMPLIFIER 9 BIMOS cascade amplifier, Differential amplifier – Common mode and Difference mode analysis – FET input stages – Single tuned amplifiers – Gain and frequency response – Neutralization methods, power amplifiers –Types (Qualitative analysis).

UNIT V FEEDBACK AMPLIFIERS AND OSCILLATORS

Advantages of negative feedback – voltage / current, series , Shunt feedback –positive feedback –Condition for oscillations, phase shift – Wien bridge, Hartley, Colpitts and Crystal oscillators.

TOTAL: 45 PERIODS

0

Q

OUTCOMES:

Upon Completion of the course, the students will be ability to:

- Explain the structure and working operation of basic electronic devices.
- Able to identify and differentiate both active and passive elements
- Analyse the characteristics of different electronic devices such as diodes and transistors
- Choose and adapt the required components to construct an amplifier circuit.
- Employ the acquired knowledge in design and analysis of oscillators

TEXT BOOKS:

1. David A. Bell,"Electronic devices and circuits", Oxford University higher education, 5th edition 2008.

2. Sedra and smith, "Microelectronic circuits",7th Ed., Oxford University Press **REFERENCES:**

1. Balbir Kumar, Shail.B.Jain, "Electronic devices and circuits" PHI learning private limited, 2nd edition 2014.

2. Thomas L.Floyd, "Electronic devices" Conventional current version, Pearson prentice hall, 10th Edition, 2017.

 Donald A Neamen, "Electronic Circuit Analysis and Design" Tata McGraw Hill, 3rd Edition, 2003.
 Robert L.Boylestad, "Electronic devices and circuit theory", 2002.
 Robert B. Northrop, "Analysis and Application of Analog Electronic Circuits to Biomedical Instrumentation", CRC Press, 2004

UNIT I

PN JUNCTION DEVICES

INTRODUCTION

ELECTRONICS

Electronics is that branch of science and technology which makes use of the controlled motion of electrons through different media and vacuum. The ability to control electron flow is usually applied to information handling or device control.

APPLICATION OF ELECTRONICS

□ Communication and Entertainment.

 \Box Industrial.

 \Box Medical science.

 \Box Defence.

ELECTRONICS COMPONENTS

Active Component. Passive Component.

PASSIVE COMPONENTS

The electronics components which are not capable of amplifying or processing an electrical signal are called as passive component.

Examples -

1. Resistor.

2.Capacitor.

3. Inductor.

ACTIVE COMPONENTS

The electronics components which are capable of amplifying or processing an electrical signal are called as passive component.

Examples – 1.Transistors. 2. Logic Gates.

SEMICONDUCTORS, CONSTRUCTION AND CHARACTERISTICS OF DEVICES.

Silicon was first identified by Antoine Lavoisier in 1784 (as a component of the Latin *silex, silicis* for flint, flints), and was later mistaken by Humphry Davy in 1800 for a compound. In 1811 Gay-Lussac and Thénard probably prepared impure amorphous silicon through the heating of potassium with silicon tetrafluoride. In 1874, Berzelius, generally given credit for discovering the element silicon, prepared amorphous silicon using approximately the same method as Lussac. Berzelius also purified the product by repeatedly washing.

Occurrence of silicon

Measured by mass, silicon makes up 25.7% of the Earth's crust and is the second most abundant element in the crust, after oxygen.2. Silica occurs in minerals consisting of (practically) pure silicon dioxide in different crystalline forms. Amethyst, agate, quartz, rock crystal, chalcedony,flint, jasper, and opal are some of the forms in which silicon dioxide appears. Biogenic silica occurs in the form of diatoms, radiolaria and siliceous sponges.

Production

Silicon is commercially prepared by the reaction of high-purity silica with wood, charcoal, and coal, in an electric arc furnace using carbon electrodes. At temperatures over 1,900 °C (3,450 °F), the carbon reduces the silica to silicon according to the chemical equations:

 $SiO2 + C Si + CO \rightarrow 2SiO2 + 2 C Si + 2 CO \rightarrow$

Germanium(Ge)

Germanium was discovered comparatively late because very few minerals contain it in high concentration. Germanium ranks near fiftieth in relative abundance of the elements in the Earth's crust Germanium production

□Germanium tetrachloride is either hydrolyzed to the oxide (GeO₂) or purified by fractional distillation and then hydrolyzed. The highly pure GeO2 is now suitable for the production of germanium glass. The pure germanium oxide is reduced by the reaction with hydrogen to obtain germanium suitable for the infrared optics or semiconductor industry: GeO₂ + 2 H₂ Ge + 2 H → 2O.

The germanium for steel production and other industrial processes is normally reduced using carbon. $GeO_2 + C Ge + CO \rightarrow 2$.

Difference between conductors, semiconductor& Insulators.

Conductors:-

materials that have a low value of resistivity allowing them to easily pass an electrical current due to there being plenty of free electrons floating about within their basic atom structure. When a positive voltage potential is applied to the material these "free electrons" leave their parent atom and travel together through the material forming an electron or current flow. Examples of good conductors are generally metals such as Copper, Aluminium, Silver etc.

Insulators:-

Insulators on the other hand are the exact opposite of conductors. They are made of materials, generally non-metals, that have very few or no "free electrons" floating about within their basic atom structure because the electrons in the outer valence shell are strongly attracted by the positively charged inner nucleus. Insulators also have very high resistances, millions of ohms per metre, and are generally not affected by normal temperature changes (although at very high temperatures wood becomes charcoal and changes from an insulator to a conductor). Examples of good insulators are marble, fused quartz,p.v.c. plastics, rubber etc.

Semi-conductors:-

materials such as **Silicon** and **Germanium**, have electrical properties somewhere in the middle, between those of a "Conductor" and an "Insulator". They are not good conductors nor good insulators (hence their name **semi**-conductors).

PN JUNCTION DIODE

p–n junction is formed by joining p-type and n-type semiconductors А together in very close contact. The term *junction* refers to the boundary interface where the two regions of the semiconductor meet. If they were constructed of two separate pieces this would introduce a grain boundary, so p-n junctions are created in a single crystal of semiconductor by doping, for example by ion implantation, diffusion of dopants, or by epitaxy (growing a layer of crystal doped with one type of dopant on top of a layer of crystal doped with another type of dopant).

P-N junctions are elementary "building blocks" of almost all semiconductor electronic devices such as diodes, transistors, solar cells, LEDs, and integrated circuits; they are the active sites where the electronic action of the device takes place. For example, a common type of transistor, the bipolar unction transistor, consists of two p–n junctions in series, in the form n–p–n or p–n–p.

PN junction diode

Definition:

"A semiconductor device with two terminals, typically allowing the flow of current in one direction only.

"A diode is a specialized electronic component with two electrodes called the anode and the cathode. They are made with semiconductor materials such as silicon, germanium, or selenium. The fundamental property of a diode is its tendency to conduct electric current in only one direction."

"A Diode is an electronic device that allows current to flow in one direction only. It is a semiconductor that consists of a p-n junction. They are used most commonly to convert AC to DC"



Drift

Applying an electric field across a semiconductor will cause holes and free electrons to *drift* through the crystal. The total current is equal to the sum of hole current and electron current. **Diffusion**

A drop of ink in a glass of water *diffuses* through the water until it is evenly distributed. The same process, called *diffusion*, occurs with semiconductors. For example, if some extra free electrons are introduced into a p-type semiconductor, the free electrons will redistribute themselves so that the concentration is more uniform.

In DIFFUSION, the free electrons move away from the region of highest concentration. The higher the localized concentration, the greater will be the rate at which electrons move away. The same process applies to holes in an n-type semiconductor. Note that when a few minority carriers are diffusing through a sample, they will encounter a large number of majority carriers. Some recombination will occur. A number of both types of carrier will be lost.

Construction and Working of PN Diode

A diode is made from a small piece of semiconductor material, usually silicon, in which half is doped as a p region and half is doped as an n region with a pn junction and depletion region in between. The p region is called the anode and is connected to a conductive terminal. The n region is called the cathode and is connected to a second conductive terminal. The basic diode structure and schematic symbol are shown below.



V-I Characteristic for Forward Bias

When a forward-bias voltage is applied across a diode, there is current. This current is called the *forward current* and is designated *I*F. The resistor is used to limit the forward current to a value that will not overheat the diode and cause damage. With 0 V across the diode, there is no forward current. As you gradually increase the forward-bias voltage, the forward current *and* the voltage across the diode gradually increase, a portion of the forward-bias voltage is dropped across the limiting resistor. When the forward-bias voltage is increased to a value where the voltage across the diode reaches approximately 0.7 V (barrier potential), the forward current begins to increase rapidly, As you continue to increase the forward-bias voltage, the diode voltage across the diode increases only gradually above 0.7 V. This small increase in the diode voltage above the barrier potential is due to the voltage drop across the internal dynamic resistance of the semiconductive material.

Graphing the V-I Curve:

If you plot the results of the type of measurements show you get the **V-I characteristic** curve for a forwardbiased diode. The diode forward voltage (*V*F) increases to the right along the horizontal axis, and the forward current (*I*F) increases upward along the vertical axis.

Dynamic Resistance:

Unlike a linear resistance, the resistance of the forward-biased diode is not constant over the entire curve. Because the resistance changes as you move along the *V-I* curve, it is called *dynamic* or *ac resistance*. Internal resistances of electronic devices are usually designated by lowercase italic r with a prime, instead of the standard R. Below the knee of the curve the resistance is greatest because the current increases very little for a given change in voltage. The resistance begins to decrease in the region of the knee of the curve and becomes smallest above the knee where there is a large change in current for a given change involtage.

V-I Characteristic for Reverse Bias



When a reverse-bias voltage is applied across a diode, there is only an extremely small reverse current (IR) through the pn junction. With 0 V across the diode, there is no reverse current. As you gradually increase the reverse-bias voltage, there is a very small reverse current and the voltage across the diode increases. When the applied bias voltage is increased to a value where the reverse voltage across the diode (VR) reaches the breakdown value (VBR), the reverse current begins to increase rapidly. As you continue to increase the bias voltage, the current continues to increase very rapidly, but the voltage across the diode increases the diode increases very little above VBR. Breakdown, with exceptions, is not a normal mode of operation for most pn junction devices.

www.EnggTree.com

Graphing the V-I Curve If you plot the results of reverse-bias measurements on a graph, you get the *V-I* characteristic curve for a reverse-biased diode. The diodereverse voltage (*V*R) increases to the left along the horizontal axis, and the reverse current (*I*R) increases downward along the vertical axis.

There is very little reverse current until the reverse voltage across diode reaches approximately the breakdown value (*V*BR) at the knee of the curve. After this point, the reverse voltage remains at approximately *V*BR, but *I*R increases very rapidly, resulting in overheating and possible damage if current is not limited to a safe level. The breakdown voltage for a diode depends on the doping level. Reverse voltage (*V*R) increases to the left along the horizontal axis, and the reverse current (*I*R) increases downward along the vertical axis.

There is very little reverse current until the reverse voltage across diode reaches approximately the breakdown value (*V*BR) at the knee of the curve. After this point, the reverse voltage remains at approximately *V*BR, but *I*R increases very rapidly, resulting in overheating and possible damage if current is not limited to a safe level. The breakdown voltage for a diode depends on the doping level.

RECTIFIER:

Rectifier is a circuit which converts AC in to DC. They are two types

1. Half Wave Rectifier

2. Full Wave Rectifier



— The Half wave rectifier is a circuit, which converts an ac voltage to dc voltage. The primary of the transformer is connected to ac supply. This induces an ac voltage across the secondary of the transformer.

During the positive half cycle of the input voltage the polarity of the voltage across the secondary forward biases the diode. As a result a current I_L flows through the load resistor, R_L . The forward biased diode offers a very low resistance and hence the voltage drop across it is very small. Thus the voltage appearing across the load is practically the same as the input,

Half Wave rectifier output waveform



FULL WAVE RECTIFIER

A Full Wave Rectifier is a circuit, which converts an ac voltage into a pulsating dc voltage using both half cycles of the applied ac voltage. It uses two diodes of which one conducts during one half cycle while the other conducts during the other half cycle of the applied ac voltage.



The output waveform



Working of Centre-Tap Full Wave Rectifier

As shown in the figure, an ac input is applied to the primary coils of the transformer. This input makes the secondary ends P1 and P2 become positive and negative alternately. For the positive half of the ac signal, the secondary point D1 is positive, GND point will have zero volt and P2 will be negative. At this instant diode D1 will be forward biased and diode D2 will be reverse biased. As explained in the theory behind P-N Junction and Characteristics of P-N Junction Diode, the diode D1 will conduct and D2 will not conduct during during the positive half cycle. Thus the current flow will be in the direction P1-D1-C-A-B-GND. Thus, the positive half cycle appears across the load resistance RLOAD. During the negative half cycle, the secondary ends P1 becomes negative and P2 becomes positive. At this instant, the diode D1 will be negative and D2 will be positive with the zero reference point being the ground, GND. Thus, the diode D2 will be forward biased and D1 will be reverse biased. The diode D2 will conduct and D1 will not conduct during the negative half cycle. The current flow will be in the direction P2-D2-C-A-B-GND.

i) Peak Current

The instantaneous value of the voltage applied to the rectifier can be written as $Vs = Vsm Sin \omega t$ Assuming that the diode has a forward resistance of RFWD ohms and a reverse resistance equal to infinity, the current flowing through the load resistance RLOAD is given as

Im = Vsm/(RF + R Load)

ii) Output Current

Since the current is the same through the load resistance RL in the two halves of the ac cycle, magnitude od dc current Idc, which is equal to the average value of ac current, can be obtained by integrating the current i1 between 0 and pi or current i2 between π and 2π .



Fig.Center tapped full wave rectifier with capacitive filter

Full Wave Bridge Rectifier

Full Wave Bridge Rectifier uses four individual rectifying diodes connected in a closed loop "bridge" configuration to produce the desired output. The main advantage of this bridge circuit is that it does not require a special centre tapped transformer, thereby reducing its size and cost. The single secondary winding is connected to one side of the diode bridge network and the load to the other side as shown below.



The four diodes labelled D1 to D4 are arranged in "series pairs" with only two diodes conducting current during each half cycle. During the positive half cycle of the supply, diodes D1 and D2 conduct in series while diodes D3 and D4 are reverse biased and the current flows through the load as shown below.



During the negative half cycle of the supply, diodes D3 and D4 conduct in series, but diodes D1 and D2 switch "OFF" as they are now reversing biased. The current flowing through the load is the same direction as before.

The Negative Half-cycle



As the current flowing through the load is unidirectional, so the voltage developed across the load is also unidirectional the same as for the previous two diode full-wave rectifier, therefore the average DC voltage across the load is 0.637Vmax.However in reality, during each half cycle the current flows through two diodes instead of just one so the amplitude of the output voltage is two voltage drops (2 x 0.7 = 1.4V) less than the input VMAX amplitude. The ripple frequency is now twice the supply frequency (e.g. 100Hz for a 50Hz supply or 120Hz for a 60Hz supply.)Although we can use four individual power diodes to make a full wave bridge rectifier, pre-made bridge rectifier components are available "off-the-shelf" in a range of different voltage and current sizes that can be soldered directly into a PCB circuit board or be connected by spade connectors. The image to the right shows a typical single phase bridge rectifier with one corner cut off. This cut-off corner indicates that the terminal nearest to the corner is the positive or +ve output terminal or lead with the opposite (diagonal) lead being the negative or -ve output lead. The other two connecting leads are for the input alternating voltage from a transformer secondary winding. Ripple factor: Ripple factor for bridge rectifier is 0.482

LASER DIODE

PN-junction Laser: A semiconductor laser is a specially fabricated pn junction device (both the p and n regions are highly doped) which emits coherent light when it is forward biased. It is made from Gallium Arsenide (GaAs) which operated at low temperature and emits light in near IR region. Now the semiconductor lasers are also made to emit light almost in the spectrum from UV to IR using different semiconductor materials. They are of very small size (0.1 mm long), efficient, portable and operate at low power. These are widely used in Optical fibre communications, in CD players, CD-ROM Drives, optical reading, laser printing, etc. P and N regions are made from same semiconductor material (GaAs). A p type region is formed on the n type by doping zinc atoms. The diode chip is about 500 micrometer long and 100 micrometer wide and thick. The top and bottom face has metal contacts to pass the current. The front and rare faces are polished to constitute the resonator.



When high doped p and n regions are joined at the atomic level to form pn-junction, the equilibrium is attained only when the equalization of Fermi level takes place in this case the Fermi level is pushed inside the conduction band in n type and the level pushed inside the valence band in the p type.



When the junction is forward biased, at low voltage the electron and hole recombine and cause spontaneous emission. But when the forward voltage reaches a threshold value the carrier concentration rises to very high value. As a result the region "d" contains large number of electrons in the conduction band and at the same time large number of holes in the valence band. Thus the upper energy level has large number of electrons and the lower energy level has large number of vacancy, thus population inversion is achieved. The recombination of electron and hole leads to spontaneous emission and it stimulate the others to emit radiation. Ga As produces laser light of 9000 Å in IR region.



Light Emitting Diode (LED)

A light-emitting diode (LED) is a two-lead semiconductor light source. It is a p–n junction diode that emits light when activated. When a suitable voltage is applied to the leads, electrons are able to recombine with electron holes within the device, releasing energy in the form of photons. This effect is called electroluminescence, and the colour of the light (corresponding to the energy of the photon) is determined by the energy band gap of the semiconductor.

Construction of LED

An n-type layer is grown on a substrate and p-type is deposited on it by diffusion. The metal anode connections are made at the outer edges of p-type so as to allow more control surface area for the light to escape.

Symbol of LED



Material used in LED

In silicon and germanium diodes, most of electrons give up their energy in the form of heat while a little amount in the form of light which is insignificant of use. Semiconductor material which mainly used-

- 1.GaAs (invisible)
- 2.GaP(red or green light)
- 3.GaAsP(red or yellow light)

CIRCUIT DIAGRAM OF LED



Operation of LED

It is based upon the phenomenon of electroluminance, which is emission of light from a semiconductor under the influence of an electric field. Recombines occurs at P-N juction as electron from N side recombines with holes on p-side. When recombination take place the charge carrier give up energy in the form of heat and light.

Comparison between an LD and LED

- Laser Diode
- Stimulated radiation
- Narrow line width
- Coherent
- Higher output power
- A threshold device
- Strong temperature dependence
- Higher coupling efficiency to a fiber

LED

- Spontaneous radiation
- Broad spectral
- Incoherent
- Lower output power
- No threshold current
- Weak temperature dependence
- Lower coupling efficiency

Zener Diode

The **Zener diode** is like a general-purpose signal diode consisting of a silicon PN junction. When biased in the forward direction it behaves just like a normal signal diode passing the rated current, but when a reverse voltage is applied to it the reverse saturation current remains fairly constant over a wide range of voltages. The reverse voltage increases until the diodes breakdown voltage VB is reached at which point a process called *Avalanche Breakdown* occurs in the depletion layer and the current flowing through the zener diode increases dramatically to the maximum circuit value (which is usually limited by a series resistor). This breakdown voltage point is called the "zener voltage" for zener diodes.

Downloaded from Engginee.com

The point at which current flows can be very accurately controlled (to less than 1% tolerance) in the doping stage of the diodes construction giving the diode a specific *zener breakdown voltage*, (Vz) ranging from a few volts up to a few hundred volts.

Zener Diode I-V Characteristics:



The **Zener Diode** is used in its "reverse bias" or reverse breakdown mode, i.e. the diodes anode connects to the negative supply. From the I-V characteristics curve above, we can see that the zener diode has a region in its reverse bias characteristics of almost a constant negative voltage regardless of the value of the current flowing through the diode and remains nearly constant even with large changes in current as long as the zener diodes current remains between the breakdown current IZ (min) and the maximum current rating IZ (max). This ability to control itself can be used to great effect to regulate or stabilize a voltage source against supply or load variations. The fact that the voltage across the diode in the breakdown region is almost constant turns out to be an important application of the zener diode as a voltage regulator. The function of a regulator is to provide a constant output voltage to a load connected in parallel with it in spite of the ripples in the supply voltage or the variation in the load current and the zener diode will continue to regulate the voltage until the diodes current falls below the minimum IZ (min) value in the reverse breakdown region.

Zener shunt regulator

Zener Diodes can be used to produce a stabilized voltage output with low ripple under varying load current conditions. By passing a small current through the diode from a voltage source, via a suitable current limiting resistor (RS), the zener diode will conduct sufficient current to maintain a voltage drop of Vout. We remember from the previous tutorials that the DC output voltage from the half or full-wave rectifiers contains ripple superimposed onto the DC voltage and that as the load value changes so to does the average output voltage. By connecting a simple zener stabilizer circuit as shown below across the output of the rectifier, a more stable output voltage can be produced.



Operation of the circuit:

The current through resistor R is the sum of zener current IZ and the transistor base current IB (= IL / β).

IL IZ IB

The output voltage across RL resistance is given by $V_0 = V_7 = V_{BE}$

Where VBE=0.7 V Therefore, VO= constant.

The emitter current is same as load current. The current IR is assumed to be constant for a given supply voltage. Therefore, if IL increases, it needs more base currents, to increase base current Iz decreases. The difference in this regulator with zener regulator is that in later case the zener current decreases (increase) by same amount by which the load current increases (decreases). Thus the current range is less, while in the shunt regulators, if IL increases by Δ IL then IB should increase by Δ IL / β or IZ should decrease by Δ IL / β . Therefore the current range control is more for the same rating zener. In a power supply the power regulation is basically, because of its high internal impedance. In the circuit discussed, the unregulated supply has resistance RS of the order of 100 ohm. The use of emitter follower is to reduce the output resistance and it becomes approximately.

Rh

$$R z ie_1^0 -$$

Where RZ represents the dynamic zener resistance. The voltage stabilization ratio SV is approximately

 $\frac{V_0 S}{V_i} = \frac{R_z}{R_z R_i}$

SV can be improved by increasing R. This increases VCE and power dissipated in the transistor. Other disadvantages of the circuit are.

No provision for varying the output voltage since it is almost equal to the zener voltage.

Change in VBE and Vz due to temperature variations appear at the output since the transistor is connected in series with load, it is called series regulator and transistor is allow series pass transistor.

Principles of Electronic

 $=\frac{\int \frac{e_i}{R} dt}{C}$ $=\frac{1}{RC}\int e_i dt$ $\alpha \int e_i dt$

(: RC is constant

Output voltage $\alpha \int input$

Output wave forms. The output wave form from an integrating circuit depends upon time constant and shape of the input wave. Two important cases will be discussed :

(i) When input is a square wave. When the input fed to an integrating circuit is a square (i) When input is a square wave. When the input fed to an integrating circuit is a square (i) when input is a square wave. (i) When input is a square wave, when one in Fig. 20.23 (i). As integration means sum wave, the output will be a triangular wave as shown in Fig. 20.23 (i). As integration means sum wave, the output will be a triangular wave as snewin will be the sum of all the input waves at any mation, therefore, output from an integrating circuit will be the sum of all the input waves at any mation, therefore, output from an integrating enceasing till it becomes maximum at C. After this instant. This sum is zero at A and goes on increasing till it becomes maximum at C. After this the summation goes on decreasing to the on set of negative movement CD of the input.



(ii) When input is rectangular wave. When the input fed to an integrating circuit is a rectangular wave, the output will be a saw-tooth wave as shown in Fig. 20.23 (ii).

20.17. Important Applications of Diodes

We have seen that diodes can be used as rectifiers. Apart from this, diodes have many other applications. However, we shall confine ourselves to the following two applications of diodes:

(i) as a clipper (ii) as a clamper

A clipper (or limiter) is used to clip off or remove a portion of an a.c. signal. The half-wave rectifier is basically a clipper that eliminates one of the alternations of an a.c. signal.

A clamper (or dc restorer) is used to restore or change the dc reference of an ac signal For example, you may have a $10V_{pp}$ ac signal that varies equally above and below 2V dc.

20.18. Clipping Circuits

The circuit with which the wave form is shaped by removing (or clipping) a portion of the applied wave is known as a clipping circuit.

Downloaded from EnggTree.com

440

Solid-State Switching Circuits

ST. AR

Clippers find extensive use in radar, digital and other electronic systems. Although several upping circuits have been developed to change the wave shape, we shall confine our attention dipping clippers. These clippers can remove signal voltages above or below a specified level. t_{i}^{b} important diode clippers are (i) positive clipper (ii) biased clipper (iii) combination clipper.

(i) **Positive clipper.** A positive clipper is that which removes the positive half-cycles of input voltage. Fig. 20.24. shows the typical circuit of a positive clipper using a diode. As be input voltage has all the positive half-cycles removed or clipped off.



Fig. 20.24

The circuit action is as follows. During the positive half cycle of the input voltage, the diode is forward biased and conducts heavily. Therefore, the voltage across the diode (which behaves as a short) and hence across the load R_L is zero. Hence *output voltage during positive half-cycles is zero.

During the negative half-cycle of the input voltage, the diode is reverse biased and behaves is an open. In this condition, the circuit behaves as a voltage divider with an output of

Output voltage

3-

$$= \frac{R_L}{R + R_L} V_m$$

Generally, R_L is much greater than R.

Output voltage $= -V_m$

It may be noted that if it is desired to remove the negative half-cycle of the input, the only thing to be done is to reverse the polarities of the diode in the circuit shown in Fig. 20.24. Such a clipper is then called a negative clipper.

(ii) Biased clipper. Sometimes it is desired to remove a small portion of positive or negative half-cycle of the signal voltage. For this purpose, biased clipper is used. Fig. 20.25 shows the circuit of a biased clipper using a diode with a battery of V volts. With the polarities of battery shown, a portion of each positive half-cycle will be clipped. However, the negative half-cycles will appear as such across the load. Such a clipper is called biased positive clipper.

The circuit action is as follows. The diode will conduct heavily so long as input voltage is greater than +V. When input voltage is greater than +V, the diode behaves as a short and the Output equals +V. The output will stay at +V so long as the input voltage is greater than +V. During the period the input voltage is less than +V, the diode is reverse biased and behaves as an open. Therefore, most of the input voltage appears across the output. In this way, the biased Positive clipper removes input voltage above +V.

During the negative half-cycle of the input voltage, the diode remains reverse biased. Therefore, almost entire negative half-cycle appears across the load.

* It may be noted that all the input voltage during this half-cycle is dropped across R.

Principles of Electronica



If it is desired to clip a portion of negative half-cycles of input voltage, the only thing to be done is to reverse the polarities of diode or battery. Such a circuit is then called a *biased negative clipper*.

(*iii*) **Combination clipper.** It is a combination of biased positive and negative clippers. With a combination clipper, a portion of both positive and negative half-cycles of input voltage can be removed or clipped as shown in Fig. 20.26.



Fig. 20.26

The circuit action is as follows. When positive input voltage is greater than $+V_1$, diode D_1 conducts heavily while diode D_2 remains reverse biased. Therefore, a voltage $+V_1$ appears across the load. This output stays at $+V_1$ so long as the input voltage exceeds $+V_1$. On the other hand, during the negative half-cycle, the diode D_2 will conduct heavily and the output stays at $-V_2$ so long as the input voltage is greater than $-V_2$.

Between $+V_1$ and $-V_2$ neither diode is on. Therefore, in this condition, most of the input voltage appears across the load. It is interesting to note that this clipping circuit can give square wave output if V_m is much greater than the clipping levels.

Example 20.5. For the negative series clipper shown in Fig. 20.27, what is the peak output voltage from the circuit?

Solution. When the diode is connected in series with the load, it is called a series clipper.



Fig. 20.27

Since it is a negative clipper, it will remove negative portion of input a.c. signal.

(i) During the positive half-circle of input signal, the dioide is forward biased. As a result, the diode will conduct. The output voltage is

 $V_{out (peak)} = V_{in (peak)} - 0.7 = 12 - 0.7 = 11.3V$

Downloaded from EnggTree.com

solid-State Switching Circuits

EnggTree.com

Note. The series resistance R protects the diode and signal source when diode is forward biased. However, the presence of this resistance affects the output voltage to a little extent. It is because in a practical clipper circuit, the value of R is much lower than R_L . Consequently, output voltage will be approximately equal to V_{in} when the diode is reverse biased.

20.19. Applications of Clippers

There are numerous clipper applications and it is not possible to discuss all of them. However, in general, clippers are used to perform one of the following two functions:

- (i) Changing the shape of a waveform
- (ii) Circuit transient protection

(i) Changing the shape of waveform. Clippers can alter the shape of a waveform. For example, a clipper can be used to convert a sine wave into a rectangular wave, square wave *etc*. They can limit either the negative or positive alternation or both alternations of an a.c. voltage.

(ii) Circuit Transient protection. *Transients can cause considerable damage to many types of circuits *e.g.*, a digital circuit. In that case, a clipper diode can be used to prevent the transient form reaching that circuit.



Fig. 20.34

Fig. 20.34 shows the protection of a typical digital circuit against transients by the diode clipper. When the transient shown in Fig. 20.34 occurs on the input line, it causes diode D_2 to be forward biased. The diode D_2 will conduct; thus shorting the transient to the ground. Consequently, the input of the circuit is protected from the transient.

20.20. Clamping Circuits

A circuit that places either the positive or negative peak of a signal at a desired d.c. level is known as a clamping circuit.



A transient is a sudden current oDownloaded from EnggTree.com

445

dual camera

t on Y83 Pr

A clamping circuit (or a clamper) essentially adds a *d.c.* component to the signal. F_{ig} 20.35 shows the key idea behind clamping. The input signal is a sine wave having a peak-to-peak value of 10V. The clamper adds the *d.c.* component and pushes the signal upwards so that the negative peaks fall on the zero level. As you can see, the wave form now has peak values of +10V and 0V.

It may be seen that the shape of the original signal has not changed; only there is venical shift in the signal. Such a clamper is called a *positive clamper*. The negative clamper does the reverse *i.e.* it pushes the signal downwards so that the positive peaks fall on the zero level.

The following points may be noted carefully :

(i) The clamping circuit does not change the peak-to-peak or r.m.s value of the wave form. Thus referring to Fig. 20.35 above, the input wave form and clamped output have the same peak-to-peak value *i.e.*, 10V in this case. If you measure the input voltage and clamped output with an a.c. voltmeter, the readings will be the same.

(*ii*) A clamping circuit changes the peak and average values of a wave form. This point needs explanation. Thus in the above circuit, it is easy to see that input waveform has a peak value of 5V and average value over a cycle is zero. The clamped output varies between 10V and 0V. Therefore, the peak value of clamped output is 10V and *average value is 5V. Hence we arrive at a very important conclusion that a clamper changes the peak value as well as the average value of a wave form.

20.21. Basic Idea of a Clamper

A clamping circuit should not change peak-to-peak value of the signal; it should only change the dc level. To do so, a clamping circuit uses a capacitor, together with a diode and a load resistor R_L . Fig. 20.36 shows the circuit of a positive clamper. The operation of a clamper is based on the principle that charging time of a capacitor is made very small as compared to its discharging time. Thus referring to Fig. 20.36,

**Charging time constant, $\tau = R_f C = (10 \Omega) \times (10^{-6} \text{ F}) = 10 \text{ }\mu\text{s}$

Total charing time, $\tau_C = {}^+5R_fC = 5 \times 10 = 50 \,\mu s$

⁺⁺Discharging time constant, $\tau = R_L C = (10 \times 10^3) \times (1 \times 10^{-6}) = 10 \text{ ms}$

Total discharging time, $\tau_D = 5 R_L C = 5 \times 10 = 50 \text{ ms}$



* Average value (or dc value) = $\frac{10+0}{2} = 5V$

** When diode is forward biased

+ From the knowledge of electrical engineering, we know that charging time of a capacitor is = 5RC.

++ When diode is reverse biased.

at forward big -> charging Anc fadde at Revoge big Downloaded from Engg Free.com

Solid-State Switching Circuits

It may be noted that charing time (*i.e.*, $50 \,\mu$ s) is very small as compared to the discharging pime (i.e., 50 ms). This is the basis of clamper circuit operation. In a practical clamping circuit, the values of C and R_L are so chosen that discharging time is very large.

20.22. Positive Clamper

Fig. 20.37 shows the circuit of a *positive clamper. The input signal is assumed to be a square wave with time period T. The clamped output is obtained across R_L . The circuit design incorporates two main features. Firstly, the values of C and R_L are so selected that time constant $T = CR_L$ is very large. This means that voltage across the capacitor will not discharge significantly during the interval the diode is non conducting. Secondly, R_LC time constant is deliberately made much greater than the time period T of the incoming signal.



Operation

or

(i) During the negative half cycle of the input signal, the diode is forward biased. Therefore, the diode behaves as a short as shown in Fig. 20.38. The charging time constan. $= CR_{f}$ where R_{f} = forward resistance of the diode) is very small so that the capacitor will charge to V volts very quickly. It is easy to see that during this interval, the output voltage is directly across the short circuit. Therefore, $V_{out} = 0$.



Fig. 20.38



(ii) When the input switches to +V state (i.e., positive half-cycle), the diode is reverse biased and behaves as an open as shown in Fig. 20.39. Since the discharging time constant $(=CR_L)$ is much greater than the time period of the input signal, the capacitor remains almost fully charged to V volts during the off time of the diode. Refering to Fig. 20.39 and applying Kirchhoff's voltage law to the input loop, we have,

$$V + V - V_{out} = 0$$

V out

If you want to determine what type of clamper you are dealing with, here is an easy memory trick. If the diode is pointing up (away from ground), the circuit is a positive clamper. On the other hand, if Oders pointing down (towards ground), the circuit is a negative clamper. ot on Y83 | dual ca

Downloaded from EnggTree.com

Principles of Electronics

H2V

Fig. 20.40

0

0

Vout

448

The resulting waveform is shown in Fig. 20.40. It is clear that it is a positively clamped output. That is to say the input signal has been pushed upward by V volts so that negative peaks fall on the zero level.

20.23. Negative Clamper

Fig. 20.41 shows the circuit of a negative clamper. The clamped output is taken across R_L . Note that only change from the positive clamper is that the connections of diode are reversed.

(i) During the positive half-cycle of the input signal, the diode is forward biased. Therefore, the diode behaves as a short as shown in Fig. 20.42. The charging time constant $(= CR_f)$ is very small so that the capacitor will charge to V volts very quickly. It is easy to

see that during this interval, the output voltage is directly across the short circuit. Therefore, $V_{out} = 0.$





(ii) When the input switches to = V state (i.e., negative half-cycle), the diode is reverse



biased and behaves as an open as shown in Fig. 20.43. Since the discharging time constant $(= CR_L)$ is much greater than the time period of the input signal, the capacitor almost remains fully charged to V volts during the off time of the diode. Referring to Fig. 20.43 and applying Kirchhoff's voltage law to the input loop, we have,

$$-V - V - V_{out} = 0$$

or

$$V_{out} = -2$$

The resulting waveform is shown in Fig. 20.44. Note that total swing of the output signal is equal to the total swing of the input signal.



cannera

Downloaded from EnggTree.com

UNIT I - PN JUNCTION DEVICES

JUNCTION DIDDE she what added has she I allow suffic a

SCTURE : particle learning of the latter a consult of the > In a piece of Semiconductor material if one half is doped P-type impusity and the other half is doped by N-type wity, a P.N Junction is formed. It was and allowing lignate

> The plane duriding the two halves (or) planes are called junction for an and the second of the second s and the set of the second ball and the second brail and the second

strangets and subley Platante + Mt No bes welled welle

man multiple man in the stand absorbed mainson a scaleger www.EnggTree.com

-> A nomall amount of pentavalent impurities abuch as asisenic, mony (or) phosphorous are added to the domiconductors to get and demiconductor is suff more a slow migran a must missiful

> The addition of pontowallent improvidy increases the number electrons in the Conduction David.

-> As a result, the number of elactrons for exceeds the is of holes. therefore, electrons are the majority Campiers and - are the munority Carriers in N-type Demiconductor. -> A Small amount of brivalent impurity such as aluminum, ion are added to prove elemiconductor to get the P-type anductor.

-> This unpurity increases the number of hotes in the Casious and Downloaded from Engg Free.com

-> At the junction, these is a tendency for the free electrons to diffuse over to P elide and holes to N-side. This process is Galled diffusion.

→ When the force electrons diffused from n side into "P' Side it micrombrane with the hotes and leaves a negatively changed immobile ions near the junction of "P'

> durnebasily, the holes diffusing from p siegion into "n' stegion, succombine with electrons and leaves the positively changed immobile sons near the junction of "" "n'.

» After Cartain extent. the immobile positive ions deposited accress in region prevents further change Carrier diffusion from "P'region into in' regions. Similarly, the immobile regative ion deposited across P region prevents further change Carrier diffusion from 'n' region onto 'P' region This immobile ions forms a region Called depletion region.

> The excistence of these immobile ions doublops the potential difference accross the junction. This potential acts as a barrison from further conduction between the junction. This potential is called barrison potential (00) cut in Vollage.

> The Cut in Voltage for Geormanium is 0.3 V and 0.7 V foor sullicon diodos.

with an another produce with reasoning phonene with a

OPERMION . the which ends in it is a produced by the stands 1) Under Fosward bias Condition :even fortasta with a bligh antipality > when positive terminal of the battery is connected to Phype and negative borninal of the brattery to the N-type, at charge to be subscript Day the P.N junction is Loowand biased. -> Positive terminal of the Intherry ducks elactrons from P about leaving holes these these holes travel through P material - souds the negative change at p-n junchon and partly neutralized he negative charge -> dimilarly, negative terminal of the battery injects electron to relayer. These electrons more through n-material, reach the - junction themelry partly neutralising the positive charge which main enduction of depletion engine ne allow V-J chanacteritics - Deptetion layer Dinden bound school (Han of electron. IF andor Revense bias Condition. > when the negative terminal of the Justienry is Connected to Type and positive terminal of the battory is connected to N type. the trans applied is thrown as moverise bias > During neurouse brased Condition, the holes in the Paide are altracted towards regative terminal of the battery and the electrons in the N-dide are attracted towards positive terminal

> As a nesult, the width of the deplation region increases. Theref the electric field produced is in the stame direction similar to t electore field of the potential Innaica -> Due to this effort the width of the potential barren will increase which prevents the flow of majority carriers -> This is the openation peoplerened by a PN junction duade during marense bias Condition what want with what provided low periodo redopate att montante la la pie 1, Holes Floorbalet tt drame Constant and well weather V-I chastactesistics: i) Under Forward Drased Condition: WWW.EnggTree.com I. (m) Ge Si mentioned that any and $V_{F}(v)$ tol- His proving all proving 0.3V 0.7V and the property of the produced at a leasened and any box -> A plot between voltage and Gurrant gures the V-J chasiactesistics of PN junction dude Vo -> basission potential Recomment must a strain it and the loves Vr -> Formand Vottage

1) VELVO > when Forward Voltage (VF) increases, the forward averant (ZF) is almost Zeno > This is because, the potential Annexes presents holes form P sugion and electrons form N siegion to flow across. depletion region in the opposite durection. ii) Vr > Vo which there and and beard services what a -> During this Condition, the potential barrier at the junctions ment a ultradate q. dut But i land the off a disappears completely and as a result the holes Geoss the junction from P type to N type and the electrons Gross the junction from whype to phype and hence a large amount of aurorent will Inv in the external Concent attended housed the product housed of the solitons and the Openation :adian at almost barotio are manual att a controls -> When the eloure Voltage Vs, increases from Tono Value. The liede Current will be Zono > From Vs=0 to get in Voltage (or) threshold Voltage, the the maint forward diade avenue is very small -> Beyond the Git in Vollage, the didde Guerment suses income as exercise definition and the sapidly and the dude will stad to conduct standing att to shall and the > The Cut in voltage for solution is 0.7 V and for

ii) Under reverse brased Condition. tourned termined attended to The tourned the bound of the the star En estade annual and leavenue in /a and the ve the for any all ve and a Bergak and at a dear a mail support on a mapping of ma vollag To have durings all in the set india -> Under revense brased anderson, no amount should flow in the exteenal cisicuit. But peractically, a Very small amount and will shall a se the wind pred to any of avoiant will flow. based evenue that during the subsect it is Condution, the theorrally generated tholes in the P. megion and attenaded towards the possible terminal of the Dritteny and the www.EnggTree.com electrons in the N-region are altraded towards the positive Learning of the battery. At the stame time, the electrons in the P region and holes in the N region movie towards the junchon and will for towards there majority arrive dide Conner I commented which susult in a simall neverse current. This current is Known as neverse statusation averant. taution at the deal atends will be other > The magnitude of the sievense datasation Consent und depend on the junction temperature. > For large applied narease locar, the electrons from N type towards positive terminal of the battery will acquire energy to gain velocity in order to dislodge the valence clechan

AB C O

> These disladged electrons will acquire shufficient energy

to disladge the parent electrons.

-> As a subjuit, a large number of clartrons will from which is known as avalanche of grave clartrons.

→ This process will load to Isreakdown in the junction which will result in Very large revense amount → The reverse Voltage at which the junctum Isreakdown

occurs is known as Breakdown Volkage and baban provide to

TRANSMON CAPACITANCE :

-> During the reverse brased condition, the holes in the P-glide will attract towards the negative terminal of the battery and electrons in N-side will attract towards the positive terminal of the battery.

-> durico the majority carriers in P and N dide are moved away from the junction, more immobile changes will be uncovered.

top love republic nortalized at to Albree ant, suff at and <-

→ The powers of uncovering the immobile charges will re considered as the capacitus effect and the parallel layers oppositely charged immobile ions forms the capacitance (C_T)



-> During positive half cycle, diade is forward brased, and
it is abaid to be Conducting from DL = 0° to Dt = TT.
> During this process, the output vollage, Vo = Vs (alource
Voltage) and the load austant sull be to = VolR.
At alt = T. the output Voltage will be zoon and from resultion
load the load aspent will also be zone.
-> After at = TT, the drunce voltage will become negative and
the ducto D is staid to be noverse brased and therefore it sind
get toon off and sind go into Macking state.
> During the parend at= T to att, the output voltage and
output ausent will be zone
-> Allen at = 200, dude is said to be forward based
and therefore the conduction legens and thus the cycle repeats.
> During the anduction of dude the dude Voltage will be
Zono. turtur je abili flat om i sauth, spalle
Avenage Value of Output vottage www.EnggTree.com
$V_{\rm D} = \frac{1}{2\pi} \left[\int_{0}^{\pi} V_{\rm m} \sin \omega t d\omega t \right]$
$= \frac{V_m}{\Im \pi} \left[-\cos \Im t \right]_0^{\pi}$
= Vmr
$\partial \bar{n} = -\cos \bar{n} + \cos \sigma$
$= \frac{V_m}{V_m} \left[-(-i) + 1 \right] = \frac{V_m}{V_m} \times \mathcal{A}$
at Land
$V_0 = V_m$



Reak Snuence Voltage:

$$\Rightarrow$$
 St is defined at the maximum veltage that appears access:
the divide during its blocking state.
 $Piv = V_m + J\bar{a} \times V_s$.
Topole power fador:
 $I.P.F = Rever definesed to load
dapit VA
 $= V_{coms} \times Tornu
Vs \times Iornu
 $Vs \times Iornu$
 $Vs \times Iornu$
 $Vs \times Iornu$
 $Vs \times Iornu$
 $Rever Wave Recentere Output de power:
 $Pde: VaTe = Vm Tm T^{2}$
Output ac power:
 $Pae: Varme \cdot Torne = Vm Tm Te^{2}$
 $Rectifien efficiency:
 $2 = Pae = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Vm Tm The Te^{2}$
 $Pae = Varme \cdot Torne = Varme \cdot Torne$$$$$



$$TUF = \frac{Pdc}{V_S I_S} = \frac{V_m I_m}{TI^2} \times \frac{2.52}{V_m I_m}$$

$$TUF = 0.2865$$

Advantage !

www.EnggTree.com

- mitowsq Q

shine the dide

-> It is a alimple and low cost consult.

Disadvantages .

- > Has low rechlication officiency .
- -> High supple factor
- > Pronsformer is not fully utilised.
- -> Regulation is poon

Fall Wave nechalist

- > At is of two types
- i) Centre tapped full wave divide mertifier
 - u) Full wave dide bridge rectifier
- > In the full wave suchings, for one cycle of Source Voltage.

these are two pulses of autput vollage



divide D, expressioned a secrete Voltage of SVS.
Average culput Voltage.
$$V_0 = \frac{1}{\pi} \int_{-\pi}^{\pi} V_{in} Sin Sin Dt didt
= \frac{V_{in}}{\pi} \left[-\cos \theta t \right]_{0}^{n} = \frac{V_{in}}{\pi} \left[-\cos \pi + \cos \theta \right]$$

= $\frac{V_{in}}{\pi} \left[-\cos \theta t \right]_{0}^{n} = \frac{V_{in}}{\pi} \left[-\cos \pi + \cos \theta \right]$
= $\frac{V_{in}}{\pi} \left[-(-1) + i \right]$
No = $\frac{3V_{in}}{\pi}$
Average output Carocard. $T_0 = \frac{V_0}{R}$
Rms Value of culput Voltage. $V_{0,mov} = \left[\frac{1}{\pi} \int_{-\pi}^{\pi} V_{in}^{n} \sin^2 \omega t didt \right]^{\frac{V_0}{2}}$
Rms Value of culput Voltage. $V_{0,mov} = \left[\frac{1}{\pi} \int_{-\pi}^{\pi} V_{in}^{n} \sin^2 \omega t didt \right]^{\frac{V_0}{2}}$
Rms Value of load Gasserd. Tome Vermine com
Culput de power. $F_{de} = V_0 T_0 = \frac{N_m}{M} \times \frac{n}{\pi} T_m$
 $F_{de} = \frac{1}{\pi \theta} V_{in} T_m$
 $Rectifies efficiently. $P_{e} = \frac{V_{ermin}}{R_{ee}} = \frac{V_{in} T_m}{V_{in} T_m}$
Rectifies efficiently. $P_{e} = \frac{P_{de}}{P_{de}} = \frac{1}{\pi \theta} \times V_{in} T_m \times \frac{n}{2} = \frac{1}{\pi^2}$
Reptile factor, $R_{E} = \frac{V_{e}}{V_0} = \frac{1}{V_{omin}} - V_{e} = \int \left(\frac{V_{in}}{P_{2}} + \frac{2}{\pi} + \frac{2}{\pi} \right)^{\frac{N}{2}} = \frac{0.3077V_{m}}{2V_{m}}$$


Downloaded from Engg free.com



> The pri-junction duode is invited on a Gy Shaped Irellactor

-> mine connection will be provided for and called

→ The whole device & encapsulated in an eproxy lore The Lons (an be either colored (or) colorlass

> The type of the pri junction material will determine the other of the light emitted from the changesed LED.

→ Some of the LFD's have glass particles embedded in the Opency lens to diffue the emitted light and thereby increasing the Viewing angle of the deince www.EnggTree.com

Structure	Emilted light
	P & & & & + + + + + + + + + + + + + + +
> do a	N + + + + + + + + + + + + + + + + + + +
layor is depos	type bayon is grown on a elubilitate and a P type ted on it by diffusion. The process of Canadian

<u>EngaTree.com</u>

is subjected to a suverse voltage of Vs. -> The major difference between the mid point full wave machilier and full wave bridge machifien is that the former has the peak Invense Voltage of 2Vm whereas the later has the Piv of Vm. and the number of dudes used in mid print type is a wheneas in boudge type is 4 TUF !-TUF = Pdc 2Vm × 2 1 VOID WA staking of Islandere AV Vals My sound of remediation vers Vm In = 8 4 VmIm VmIm Te The private for more and callede TUF = 0. 8106 at the maps and bloggering at such driver all > From the above equation, it is aleas that the transformer is utilized efficiently in loadge mortifier than the mid point type > The boudge succtifies type is constructed. > PIV is defined as the maximum Voltage that a dude Can withstand under severe based Condition compared as a succe and the succe made that at barragened to has better vollage supple factor, sudification efficiency and TUF.

DISPLAY DEVICES :

Lo:

> The light consisting divide is a Fir junction divide. Il wooks based on the powersple of electroluminations which emits light when the Fir junction divide is forward brased > In order to allow more Control Surface and for the light to escape. The matrix anode Connections are made at the outer adapts of P layer.

> To reduce the realistration problem domid lanses and used *

> when the LED is forward brased. The electrons and holes move towards the junction and the recombination will take place. -> As a result of the recombination process. The electrons lying in the Conduction bands of N region will fall into the holes lying in the Valence Land of Pregion.

-> The difference in the energy level between the conduction bard and whence lind is madeated in the form of light energy.

-> Thus the scenarionation of electrons and holes will generate the light and their excess energy is bransferred to an emitted www.EnggTree.com

The brightness of the light is directly proportional to all

-> The wavelongth of the emilted light depends on the energy gap of the malesial

The efficiency of generalism of light increases with increases with increases in the injected around and with a decrease in temperature.

Is the colonin of the constant light depords on type of material, if Gallium antenido is used, those will be informed radiation. If Gallium phosphide is used, the constant light will be easily and (or) green Gallium or matted light will be easily (or)

-> From the protochion puspase of LFD. merilihance of 1k-a (03) 1.5 k.A must be connected in Series with the LED. (1900) chasaclesistics -The openating voltage lavel of LED is from 1.5 v to 3.3 v. -> The openating amend is in the stange of alone lens of milliamperes. interior set , have been unal a mat all materia > The Switching Speed is 1 ns The power sucquisiement Branges from 10 to 150 mw with a Défeture q 1.00.000 + houses. Application : -> Calculators 1 > Digital meters I all in the bar a branches but bran branches > Intercomi -> Bunglan alanm Systems www.EnggTree.com > digital watches. LASER DIODES > LASER stands for light amplification by altimulationed emission of graduation -> The laves emits reduction with a single would get (00) a very narrow land of wavellangths which is in the scange of 1 un to 100 lim in width , the transmit is been will be access > The emilted lases light has a dirigle colour is, il is monocheromatic and it is also a coherent lape of light.

EnggTree.com



-> A pr junction of gallourn assertide on Combination of gallourn assertide Combined with other makerials is manufactured with a processly defined longth prolated to the scauelongth of the light to lie mitted

→ The ends of the junction and each polished to a mission displace and usually have an additional suffractive Coaking > One end is partially suffective Blo Ithat alight Can pass Howigh when lasing occurs.

Openation :

> when free electrons recombrane with holes, the photons which is emitted reflect back and forth Detween the missours durfaces.

-> Since the photons bounce back and forth, they induce on Avalanche effect.

-> The oragion between the missioned ends acts like a Gety that filters the light and purifies it colous. -> One of the mission clustaces is clamiteransparient. Towns this directors of the mousion clustaces is clamiteransparient. Towns

-> All the phonons of Jason Jught have dame frequency and also there are in phono

EngaTree.com



-> The above chanacteristics between the Input General and Output flight proves Shows that this device has a well defined thereshold (level of forward Guerent at which

> Below the threshold value, the derive celititits low level of spontaneous emission.

Application Bas Godes Lott as adapted por long to the order

Fibre aplie Communication and provide whe depos

-playing music from a compact disc-

Zenen ducide

→ In conder la overcome this problem the decider and Constructed with adoquate power dissipation Capalinhities which walls allow them to openate over a brocaldown require



-> Under forward brased Condition, the operation of Zerner ducide is duribler to the Pri junction ducto

> Under reverse biased Condition, à dimall leakage Current will flow. If the reverse voltage across zoner durde is increased, a value of voltage is reached at which reverse breakdown accurs.

The Isseeholown voltage Value depends spon the company of deping. If the duride is heavily deped, depletion layer will be thin and therefore the Isreeholown will creare at Jourse were voltage and also the Isreekdown voltage is sharp. ⇒The lightly dioped divide has a higher lisreakdown Voltage. ⇒The sharp increasing Girrent under Irreakdown Gordetron is due to

Avalanche briegekdown.

Avalanche breakdown :-

> when these is increase in the applied revense bias, the field across the junction also increases.

-> Theomally generated arouses while Gassing the junction will acquire income amount of Kinetic energy and also the Velocity of the consider also increases.

-> The electron will dissuppt the Covalent bond by Collecting with the innonovable ions and thready it will Greate a new clectron www.EnggTree.com

> Again the new Gassions will acquire enorgy from the field and they will Collede with immobile ions and hence another electron hole points will generate

-> The above process repeats again and results in the general of more amount of charge Carrowers within a short time

> This process of Casories generation is known as Avalanche multiplication. It will susult in the flow of Dasge amount of Casorient Zanon Iroscatidown:

The deplotion region will increase when the applied voltage is aver below 640 and allo the field access the deplotion region will increase which will make the Condition durable for zoner > Beacause of steneng cloctour fields, suppose of Givalent Joonds will take place at the junction of PN junction deade when P and N steguens are hearing disped.

> The neutry Greated electron hole pairs will increase the marense current in reverse based PN junction duble

-> The increase in the Current will take place during novense bras Ixlow 64 for heavily do ped deodes.

-> The Zones Issueakdown voltage will be high for lightly doped divides.

> Terom the above perocess. It is clean that zonen bereakdown will acour for lower breakdown votroge and Avalanche breakdown will accur at higher breakdown votroge. www.EnggTree.com

Zenen as negulator :-

> From the characteristics of Zoner decide. It is a loan that eventhough the avoient through the ducks increases. The voltage across the ducke premains almost constant.

» Due to the address characteristics, the voltage across the didde can be used as a reference voltage and hence this didde can be used a vottage regulator.

Voltage negulation is nothing that a electrical or electronic derive intrich maintains the Voltage of a power source within acceptable limite.

-> The vollage sugulation is nooded to keep the voltages within the stange that Can be totestated by the equipment.



twen on and they sumain in on-above due to sugar action. But they can be twoined off by a power Governu > Then the Controllable duribles have been used has the chasacteristics of Controlled hierard on and hur off pringenties which includes Various baneshas like 5 MOSFRT, GTO, IG187.

- The proves Somiconductor devices are used un in power electronic Greens, used as forewheeling durits as to de Convension, for successing of trapped energy a also as duritores in de chappens and investors.

www.EnggTree.com

multi-general line on and ballocheran privations

Downloaded from Enggiree.com

UNIT-I

TRANSISTORS

-> Transistors are the devices which can be hisned on and turned off by the application of control dignals i.e., they can be used as a controllatte sustatues.

вл:-

> 85T is a three Lenning Samiconductor device whose operation depends upon the integraction of Doth majority and minority assisting Openables of Men. Isoaplishes and hence its name is Bipolan.

> It is a aurelent antrolled device

Construction -

> The BIT is a three layer two instrum demonduction dance -> The BJT has three lesiminals namely allection. Emitteen and base.

> The BJT has two Configuration namely.

Collector

npn biansistor the tal is a stranged light is to pro transistor

> When one p-requir is standwiched Deliver two n region. non knonsister Configuration is obtained. This type of Configuration is easy to manufacture and it is cheapen also and hence this upe is used in high vollage and high Curronent application. well wells at miput



OC

Enga Tree.com



Constitute a Drise automat 7,B

> The stemaining electrons will crossover into the collector

-> The emitter avoint is obtained by dumming up of Dase

und Collected Cuscolent.

$$I_{\varepsilon} = -(I_{c}+T_{B})$$

-> In the exclamal ancient of NPN BJT. the emilter Garant

is quien by.

$$I_{r,z}$$
, $I_{r}+I_{p}$, a comparate a cutto

penation of PNP bransiston

	P	N	ρ	in and in the		
	->		• ?	die 2		
	>	->	0-7	_		
Ite	*>	No	*	Je	17-8	
		Ju	an 196	to yed a	and the	
	- parto	e aplas	. stail	topan	36	
	1.	0.4	W.	11		

-> when forward bis is applied to the Emilter Itase junction of PNP transistor, more number of holes will crossores to the tase region from the emilter magion elence the base is lightly doped with N-types of impusitly

-> direct the number of electrons in the lass sugion is very Small, the number of tales Combined with electrons in N bygo lase sequen is also very small and this Combination will constitute a base Givenent IB.

The remaining holes will classones who the collector region
 Constitute collector amount T_c

-> The emillion aussicht is obtained by alumming up of

IE = (IE + IB) and more is

> In the external Circuit of PNP BJP, the emitter Current is given by. $T_F = T_c + T_B$ with the war or human been est at a Types of Configuration --> when a transistor is to be connected to a Circuit. one of the terminal is used as input terminal, other terminal Can be used as output terminal and the remaining third Lesoninal is Common to Lotte input and output. -> Depanding upon the above those terminals. The BJT Can be connected in those types of Configurations. i) Common brise Configuriation il) Common emilter Configuration. iii) Common Collector Configuration Sanguray more new Common Jouse Configuration. the fifth analy require within a off mad rag -> also called as grounded base angigueration Input terminal -> emulter 2 output terminal > Collector Common Learninal > base Common Emilter configuration: -> also called as grounded emilter configuration Input terminal - base output lemminal -> Collector and land and Common terminal - Emiller

Downloaded from EnggTree.com



-nggTree.com

 \Rightarrow The junction will behave as a forewood brased duck, when V_{CR} is zone and E8 junction is forewood braised and as a result I_E increases trapidly with Small increase in V_{ER}

-> The width of the trace magion will get decreased when Vos is increased by keeping Vos as constant which mesult in increase of Ir

> Because of this, the Guene Shift toward the

Output characteristics:



→ A plot b/w common loss voltage and I will

que the opp characteristics

 \rightarrow Here. By keeping I_E is kept Constant by adjusting VEB, the VCE is increased and I_C is noted for each I_E . and it is proposed for different I_E . www.EnggTree.com

> T is independent or the and the Engature or come to

the acus of Nos for Constant Value of I.E. and also it is noted that I. flows when Nos is ZOND. Transistor parameters:

a) Input impedance :-

> Ratio of change in emilter voltage to change to emilter Current with Collactor voltage as Constant of a struct monormal (in -> Ranges from 2012 to 50-22

 $h_{ib} = \frac{\Delta V_{FB}}{\Delta I_E} \Big| V_{CB} \text{ constant}$

6) Output admittance

→ Ratio of change in Ic to change in Vice Iry Keeping If as Constant

-> Ranges form 0.1 to 10 Umbes.

 $h_{OB} = \frac{\Delta T_{C}}{\Delta V_{CB}} \Big|_{T_{F}}$ Constant

c) Fosward Current gain

→ Ratio of change in Ic to change in It By Rooping

-> Ranges from 0.9 to 1.0

 $h_{fb} = \Delta T_{\epsilon} / V_{ce}$ Constant



Lies com large fixed values of Vice rapport which have a probably have any > If Vie = 0, the emilter lase junction will be forward brased. If vor is increased the width of the deplotion region wall increase and therefore the width of the base will decrease which newals in decrease in IB wechagents lugat (

-> when Vor =0, in 0 sides to get some Ib, Ver should like preseased.

> saturation region Dutput characteristics :sizetimete lugino (a Tr(mp) - rojua (Is) 60 Jun 20 15 20 lus 10 5 Gut off staget WW.EnggTree.com any Leader) becomet (2) ALLO 5 6 V(E(V)

> A plot blue VCE and I' with Constant I's will gave the output chasaclesistics

> By keeping IB as constant by adjusting VBC, VCF is nerviced from zone and I is noted for each value of VCE.

> It has three regions

Saturation sugion (immon citlador (algunation)

active region

Cut of region

> The past of the arrive left of on is the Saturation region and the line OA is the Saturation line. Both junctions are forward break -> Region below the arme for TB-0 is the Cit of oregion. Both

tral analige EnggTredicominues and unduring un Spacing and slope is called achive region. In this Employed base junction is formand brased and Cotlector Inso junction is raverue brased and multiple are possible and because a south the

Transilon parameters:

) Input Impedance:

dens:

$$p_{ie} = \Delta V_{BE}$$

 ΔI_{E} Vice Carlot

b) Output admittance. aut characteristics -

-> granges from 0.1 to 10 ju minos

C) Tonwood Custorent gain ! www.EnggTree.com

d) Revenue voltage gain :

- 12 manual and the

$$\frac{ne}{\Delta V_{BE}} = \frac{\Delta V_{BE}}{\Delta V_{CE}} | I_{B} \text{ Constant}$$

line are made build

-> In the onder of 10-5 to 10-4.

line on a the Saluerabon line little into are provided build

IBBLAE

Ir.

Common Collector Configuration :-

mapping motoperstates and he

Lever no the

Land of the source

Empore sundra



Downloaded from EnggTree.com

-> has low input impedance

-> High Statching loss

-> has negative temponature Collicion.

-> Secondary Asneakdown will occur

JFET :

Killadvaniag

> Field Effect Inansiston is a dence in which the flow of the Gunnant through the Conducting region is controlled by electric field

> In this type of device. The conduction of avoient is by majority around only and have it is a unipolar device from the > Depending upon the construction. FET is classified into

JFET

Www.EnggTree.com

> JFET is further classified into two types Irascol on the

majority considers.

N-Channel JFET - Majority Cardiers -> Dectrons P channel JFET Majority Carriers -> Indes

Constanction s Constanction s Constance Note Not

Downloaded from Engg Free.com

-nggTree.com

Zuadvantage -

-> has bour input impedance.

-> High Switching loss

- -> has negative temporature Coefficiant.
- -> Secondary Doncakdown will occur

JFET :

→ Field Effect bransiston is a donce in which the flow of the annount through the Conducting region is controlled by electric field

-> In this type of device, the conduction of aurorant is by majority corresponding and hence it is a unipoter device land by -> Depending upon the construction, FET is classified into

JPET MOSEFIggTree.com

> JFET is further classified into two types based on the

majority condiens.

N-Channel Jret - Majonity Canavers > dectrons P-channel Jret - Majonity Canavers > holes



which is made up of > N. Channel JFET has N. Silicon, The ohmic Contacts present at two ends of the loss are Called Source and drain

Source :-

-> Il is Connected to regative pole of the battery. Through this treatminal only the majority carevers (electrons) in the N-type bus enter the base of a material of the second the

Drain :

-> It is connected to possible pole of the battery. The majority Carriers will loave the ban through this terminal

Gale to an a department of the minute million bear and the

=> A heavily doped P type Elecon is diffused on both sides of the N-type delicon boy which FN junctions are framed these Daysons and joined together to form the case terminal. W specialow

channel :

-> The suggion BC in the N type bas between the deptation sugion is called the channel.



grand up and the primary stranger and and printed

Downloaded from Engg Free.com

->when no voltage is applied between dowin and Source and gate and Source, the thickness of the deplation suggion annund the PN junction will be whitem

(i) Vos = 0 and Vois is decreated from Zono :-

1) Vine = 0 and Vine = 0 ;=

In this case, the thickness of the depletion region will be increased during the Pri junction is provense based

> This is because, when Vois is decreased from Zeno. The Prevense bear Voltage across the Prijunction is increased and therefore the thickness of the depletion region in the channel also increases until the two depletion region make contact with each other and in the channel in this condution is called Git off and the Value of Vgs required to Git off the channel is called Git off Vgs required to Git off the channel is called Git off Voltage Vc.

Jan Los

ii) Vois to and Vois is increased from Zeno:

> when Vors-0, dorain is possible with respect to Sorrive. During this condition. electrons (majority carriers) will flow through N-channel from Source to dorain, and as a result is will flow

 $T_{D} = \frac{V_{DS}}{R} = \frac{AV_{RS}}{fL}$ $\therefore R = \frac{fL}{A}$

→ Due to the applied Votlage Vos and the sussistance of the channel, these is a positive potential along the channel thesefore the heard also the positive will increase and also the

Downloaded from Engg free.com



-> when Vis is increased. The Gloss sectional area of the channel will get reduced

-> At Contain Value of (Vp) of Viss. the area at & Deromes minimum. At this Voltrage, the channel is duid to be punched, off and the Voltage Vp is called punch off Voltage www.EnggTree.com

Pinch gy sugjion Breakdown Vollage sugjion. -> when V25 increased from 2000, ID with Uncrease along of and the state of increase of ID with V25 decreased.

Chinic engun mangare simil

The stegion from VDS OV to VDS VP is called Ohmic stegion. > When VDS = VP ID will be maximum and when VDS increased Devoid Vp. The length of the Saturation stegion will increase

> At centain voltage. Is will decrease duddenly and this is

BYNI

-> The drain voltage at which the breakdown accurs is denoted



I this initiality layer of Sia is grown over the Swalp a and over this sia layer a this layer is aluminum is formed, and also this layer will cover the overall channel region and it will form the gate G

Openation is the stand of the s

⇒ If a positive voltage is applied at the gale, the positive change will include a negative change blue String and doain and as a should an elector field is produced blue Source and doain → when the two voltage on gabe increases. The induced negative change in the Semiconductors will increase and themes the Gonducturety increases and Generat will fime from Source to drain

Replation MOSFET

www.EnggTree.com





-> Ds braakdown voltage

> It shows the Usuation of drain Gursent as a function of gate Sounce Voltage.

-> VGIST is the minimum positive Voltage Detreen gale and Source to induce N channel. It is in the order of 2 to 3 V

-> For a threshold Voltage Leliew Vois, device well be in orr State

Output characteristics !

Achie dime maguin manuen 80 VOS-VOUS3 Versa Vensi.

-> Vot at eff Voltage > The Vacuation of Ja as a function of Vis, with Vois as a parameter will give the output characteristics. > For low values of VDS. The chain is almost linear > ton a given vois, if Vas 13 intervaled. 0/p characteristics is flat. At A and B. a lead line will get intersected. A indicates a fully on Condition and B indicates a fully off state. > For large values of VGIS. MOSFET will lurined on and it will act as a closed Switch and it will seach ohmuc suger. -> Thus it changes from Get of to active suger and

B

then to show suger when it is twined on and vice verse when it is turned off that is the market is being to be market to the

EngaTree.com



→ It is affluenced by internal capacitance of the deriver and the internal impedance of the gate derive Courset.

At Jusin on, there will be initial delay the during which input Capacitance charges to VPST.com

→ These woll be further delay time called suse time dering which gate voltage suses to Vasp used to turn on the Master → The total Juan on time is given by.

to the state $t_{on} = t_{dn} + t_x$

-> As Soon as the memorial of gate voltage at time ti, two-off process will be initiated.

-> ty is the time during which input Capacitance discharges from Vi to Voisp.

discharge from VGSP to threshold voltage.

-> when Vos & Vost. MOSTER will be housed off

Advantage : the second and my tage > High input impedance -> Lower Surtching Josses ->Has positive temparature coefficient. -> Absence of Secondary Isreakdown. inder inderis Application > Induction heating the article of the second -> Robotus -> steppes inotox Control. had all of where I are morely Thypiston :--> Denotes a family of semiconductor dences used for power Entrol in die and al alystemi -> The capiliest member is six which is writely used. -> It is described from the Combination of Therreation and LoransISTOR Derause et is a state dance Dike tonneistor and has chanaderistics similar to themats on tille. and the second second Construction :-9 Gt OK P з. n 12 P JB www.EnggTree.com


Forward Conduction state -> holding Guarant Veo Va Forward Homeord Revense P Woding leakage and min blocking mound lines aunt mode c mode a the unpedance the the Phone Drasic modes of openation Revenue Diocking mode Forward Blocking mode Forward Conduction mode Conduction, min Rosense blocking mode " -> when Cathode is made positive with respect to anode with Switch S open. The thynistion is reverse Irased whenever knowned -> Junctions Ji, J3 are servense brased and Jo is forward based -> A Small leakage Guivent of the onder of few mA will flow. This is the movement blocking made indicated by OP. In the -> If the source voltage is increased, then at source truckdown vollage Ver, an avalanche Occurs at J, and J3 and these is maped increase in noverse anount. - A large associated with Vor gue ruse to tom more losses in sur which may secult in damage to the threads aputtor estears privation and analysis votinge does not

tonwoord blocking mode -> when anode is made positive with respect to cathode. with Switch closed, thyriston is shard to be forward brased. -> The Junction J., Ja and formuland brand and Jo is marene brased -> In this mode a Small customer called posewoord leakage awant will flow and transform the dame of pers & high unpedance. The line on paperesents the forward Indiana mode. -> Forward Joakage CLERONERL P 11 30 Jaham picks P 733 OT 33 n. n DELLA PAULARS > Revence Deakage Custon toonward Conduction mode: shout probably shows -> when anode to Gathedo formwood Vollage is increased inth gate arout open, neverse braised with the of selling thave an ainlanche Inscalidaim at a voltage called ponusard breakover Voltage (VBO) After this Donaldown, the Jours will get trimined on with port 11 at once allufting to N and then to a point anywhere letween N and K. will have a postby shared of 1. The steger NK supresont the forward Conduction mode. > A thysiston Can be bounght from forward blocking mode to formissed conduction made by turning it on by opplying 1) positive gate pulse Interes gate and Cathoda i) a formond loreakover voltage across and + altote



-> The Aluger is called lody of IGRET. The n layer in It's

Pt and P oregions alonges to accompose the depletion Dayon of Pot junction

Woorking :-

-> when collecter is made positive with respect to emilter. . becard frequency stage streets all

-> when these is no voltage between gate and emitter. The junction lictures in and p suggeon are seasened brazed and hence these will be no Querent flow 10/0- from collector to emitter.

-> when gate is made positive betw with nespect to emilter, an investion layer is foomed in the upper part of Pringion and this layer which sheat ancient no negation not stogion.

→ Now pt sequen injects holes into n drift sequen and then it is flooded with effections from Plody sequen and holes from Pt collectors require

⇒ Due to the above openation. Conducturity of n stegion will get increased and therefore IG181 gets twend on and legis to Conduct Ir.

$$\underline{T}_c = \underline{T}_{\overline{t}}$$

11 inmost

 $T_{\rm E} = I_{\rm h} + T_{\rm c}$

The shote

Downloaded from Engginee.com



-> votran the device is OFF, Jo blocks forward vottage and for sacres vottage appears across Gillerbor and emitter, J, block it. -> Ver is the maximum severice Issaedawn Voltage.

EngaTree.com



www.EnggTree.com

UNIT - II - APPLIERETTE

Amplefor I and the loss

It is a Concert which increases the amplitude of the quer input signal without changing the frequency > It is used in radio, Lelansion of Communication Concult. > The amplifying elements are BJT and FET

Classification:

a) Based on transistor configuration isfugured goals official

CE amplifier and have an plan both the Cc amplifus CB amplifier entreprise to 109

b) Based on active dames

BJT amplefier FET amplifies

c) Based on sparaling condution

Class A Class B

Class AB

class c www.EnggTree.com

d) Based on number of stages is makened at sites

religional un a Single state and lateral another a motion of 90

Mulli stage balande mare verba de marente

the file of

e) Based on output Voltage amplifier poniet amplifier

EngaTree.com



> \$1/p alignal is give to BE Cincuit and the amplified subput alignal is taken from CE asicuit. under d.c Condition $T_{B} = \frac{V_{CC} - V_{BE}}{R_{B}} \simeq \frac{V_{CC}}{R_{B}}$ I = BLR $V_{ce} = V_{cc} - I_c Rc$ CE Amplifies with a dingle power dupply ... Vec 13× ≤ Rc (2 - Re V.a Alt 61 exclosen Ligne dathill Vir www.EnggTree.com VBE VIE -> when a c is applied, during positive half cycle. the beward bran of the lase amilter junchon VBF is increased and hence Is well increase. > I is increased by B times the increase in IB and Ver will get demeased



Chanacteristics.

- -> dange Cumment, dawn warp april a the supplying
- -> Large Vollage gain
- -> Large pour gain
- > Voltage phase Shift of 180'
- > Maderate input impodance
- -> " output impedance.

CC Ampliques





No = IC RE Vo = BJBRE

-> when a.c. aligned is applied, during positive half cycle Ve increases and hence Te will increase.

top Plain spollor higher and the output voltage with get increa.ve



-> a inone solutions

this must noted to know tuque

many open the upporte of



Vc.

Va

-> Kigh Custant gris

-> Unity Voltage gain

7 Power opin - Current gain

-> No Curtent Cos Voltage phase shift

-> large input impediance

-> Small output impedance.

CB Amplifier :



-> The EB junction IS firmulate braced by Vice and CB junction is snavenue braced by Vec and hence Inanustris mamains in the active sequen theorighment the openation -> 3/p dignal is given to emilter these Concurt and 0/p Lignal is taken form Collector Dave Concurt Vo = Vec - JeRe -> when a c Lignal is applied at the input, during pesitive half Cycle. The amount of forward braced brace to BE junction will decreased 4 hence JB will decrease and

also I will get decreased.



Characteristics

- -> Current gain less than winty
- -> High Vottage goin
- > Buer gais = Vollage gris
- > No phase abuilt for aurunt (03) Voltage

-> Small input and large output impedance



Downloaded from EnggTree.com

Enga Tree com

$$V_0 = -\frac{R_D}{R_D + Xd}$$
 U_{QS} .
 $R_D + Xd$
 $V_{QS} = V_i$ (iniput Voltage)
 $U_{QS} = Q_{in}$. $A_V = \frac{V_0}{V_i}$. $-\frac{U_{RD}}{R_D + Xd}$.

Triput Impedance

Vie

$$Z_i = R_{cr}$$

 $R_{cr} = R_r \parallel R_2$

Output Impedance

> It is the simple comeasured at the output terminal with Vi=0.

erts?

D

Gi

Ren Rs



Vo



VE

S

Cubput Impedano. $z_0 = \frac{\pi d}{11 \text{ Rs}}$ 44 M >>1. $Z_0 = \frac{\pi d}{11 \text{ Rs}}$ $= \frac{1}{310} \text{ MRs}$

Frequency Response

Not support to Variation of input programs.

-> The static of amplitude of the output discussed to the amplitude of uput Sinusoidal is defined as amplifier gain.

Low Friequency response of BIT Amplifiers.

> It is determined by the emilter bypass capacitor and the coupling capacitors \$4.4cc





Output Vollage
$$V_0 = \frac{R_s}{R_s + \frac{910}{310}} \times \frac{11}{10+1} \sqrt{90}$$

 $R_s + \frac{910}{10+1}$

Vo = <u>MRS Vgd</u> (MI) RS+Xd

du Lo www.EnggTree.com and and a le <

making ugal

insplante to

anobero Luque

Voltage gain : Ày = Vo =

 $\dot{A}_{V} = \frac{V_{0}}{V_{i}} = \frac{JIR_{S}}{(JH_{i})} R_{S} + 8d$

Input Impediance

Zi = RG

Output Impedance

0



Downloaded from Engg Free.com

$$A_{V} = \frac{-h_{V}e^{R_{V}}}{R_{S}+h_{1}e^{R_{V}}} \left[\begin{array}{c} 1+j\partial e^{R_{V}}\\ +j\partial e^{R_{V}} + \overline{(1+h_{1}e)}R_{V}\\ R_{S}+h_{1}e^{R_{V}}\\ \end{array} \right] \left[\begin{array}{c} 1+j\partial e^{R_{V}}\\ R_{S}+h_{1}e^{R_{V}}\\ \end{array} \right] \left[\begin{array}{c} 1+j\partial e^{R_{V}$$

Engine con

$$\frac{P}{R} \Rightarrow 1 + 3p \Rightarrow 3_{0} \Rightarrow 3 + 3_{0}p$$

$$\frac{P}{R} \Rightarrow 1 + 3p \Rightarrow 3_{0} \Rightarrow 3 + 3_{0}p$$

$$\frac{P}{R} \Rightarrow 1 + 3p \Rightarrow 3_{0} \Rightarrow 3 + 3_{0}p$$

$$\frac{P}{R} \Rightarrow 1 + 3p \Rightarrow 3_{0} \Rightarrow 3 + 3_{0}p$$

$$\frac{P}{R} \Rightarrow 1 + 3p \Rightarrow 3_{0} \Rightarrow 3 + 3p = 3_{0}p$$

$$\frac{P}{R} \Rightarrow 1 + 3p \Rightarrow 3_{0}p \Rightarrow 3 + 3p = 3_{0}p$$

$$\frac{P}{R} \Rightarrow 1 + 3p \Rightarrow 3_{0}p \Rightarrow 3 + 3p = 3_{0}p$$

$$\frac{P}{R} \Rightarrow 1 + 3p \Rightarrow 3_{0}p \Rightarrow 3 + 3p = 3_{0}p$$

$$\frac{P}{R} \Rightarrow 1 + 3p \Rightarrow 3_{0}p \Rightarrow 3 + 3p = 3_{0}p$$

$$\frac{P}{R} \Rightarrow 1 + 3p \Rightarrow 3_{0}p \Rightarrow 3 + 3p = 3_{0}p$$

$$\frac{P}{R} \Rightarrow 1 + 3p \Rightarrow 3 + 3p = 3_{0}p \Rightarrow 3 + 3p = 3_{0}p$$

$$\frac{P}{R} \Rightarrow 1 + 3p \Rightarrow 3 + 3p = 3_{0}p \Rightarrow$$

$$V_{gs} = \frac{V_{s}R_{G}}{R_{G_{1}} + R + \frac{1}{SC_{G_{1}}}}$$

$$= \frac{V_{s}R_{G_{1}} \cdot S}{(R_{G_{1}} + R) \cdot S + \frac{1}{C_{G_{1}}}}$$

$$V_{gs} = \frac{V_{s}R_{G}}{R_{G_{1}} + R} \begin{bmatrix} S \\ S + 1 \\ C_{G_{1}}(R_{G_{1}} + R) \end{bmatrix}$$

$$\frac{V_{gs}}{V_{s}} = \frac{R_{G}}{R_{G_{1}} + R} \times \begin{bmatrix} S \\ S + \frac{1}{C_{G_{1}}(R_{G_{1}} + R)} \end{bmatrix}$$

$$= \frac{R_{G_{1}}}{R_{G_{1}} + R} \begin{bmatrix} S \\ S + \frac{1}{C_{G_{1}}(R_{G_{1}} + R)} \end{bmatrix}$$

$$w_{end} = \frac{1}{C_{G_{1}}(R_{G_{1}} + R)}$$

Effects of bypass Copacitor:

$$T_{d} = \frac{V_{gs}}{\frac{1}{3m} + z_{s}} = \frac{g_{m}V_{gs}}{1 + z_{s}g_{m}}$$
$$= \frac{g_{m}V_{gs}Y_{s}}{Y_{s} + g_{m}}$$



Downloaded from Engginee.com

$$Find the result of the resul$$

hi year he

Ceng 10

羟

Vith = Rbie Vs Vi + Rbe allow Wal

 $V_{b'e} = \left(\frac{\frac{1}{j\omega c_{eq}}}{R_{H_h} + \frac{1}{j\omega c_{eq}}}\right) \left(\frac{R_{b'e} \cdot V_s}{8i + R_{be}'}\right)$

$$V_{b'e} = \left(\frac{1}{R_{b}}\right) \left(\frac{R_{b'e}}{N_{i}+R_{b}}\right) v_{s}$$

$$\frac{1}{1+j\left(\frac{10}{\omega_{ai}}\right)}\left(\frac{1}{\gamma_{i}+\rho_{be}}\right) V_{b}$$

www.EnggTree.com

By Considering 0/p Concent, $V_{0} = -g_{m}V_{b'e}R_{0}\left(\frac{1}{\frac{1}{y\omega_{c}}}\right).$ $N_{o} = -g_{m} V_{be} R_{o} \left(\frac{1}{1 + R_{o} j \omega c_{o}} \right)$

$$= -g_m V_{b' \in \mathbb{R}_0} \left(\frac{i}{i+j \frac{\omega}{\omega_{22}}} \right)$$

$$W_{DA} = \frac{1}{R_0 (n)}$$

$$\begin{aligned} & \varphi_{n} = \frac{\nabla \varphi}{\nabla S} = \frac{\nabla \varphi}{\nabla S} + \frac{\nabla \varphi}{\nabla \varphi} \\ & \varphi_{n} = \frac{1}{\varphi + \frac{1}{\varphi}} = \frac{\nabla \varphi}{\partial \varphi_{n}} \left(\frac{\varphi}{\nabla (1 + \varphi_{n})} - \frac{\varphi}{\partial m} + \Re \left(\frac{1}{(1 + \frac{1}{\varphi})} - \frac{1}{(1 + \frac{1}{\varphi})} \right) \\ & \varphi_{n} = \frac{1}{\varphi + \varphi_{n}} + \frac{1}{\varphi + \frac{1}{\varphi_{n}}} + \frac{1}{(1 + \frac{1}{\varphi})} + \frac{1}{(1 + \frac{1}{\varphi})} + \frac{1}{(1 + \frac{1}{\varphi})} \\ & \varphi_{n} = \frac{1}{\varphi + \varphi_{n}} + \frac{1}{(1 + \frac{1}{\varphi})} + \frac{1}{(1 + \frac{1}{\varphi})} + \frac{1}{(1 + \frac{1}{\varphi})} + \frac{1}{(1 + \frac{1}{\varphi})} \\ & \varphi_{n} = \frac{1}{\varphi + \varphi_{n}} + \frac{1}{(1 + \frac{1}{\varphi})} + \frac{1}{(1 + \frac{1}{\varphi})} + \frac{1}{(1 + \frac{1}{\varphi})} + \frac{1}{(1 + \frac{1}{\varphi})} \\ & \varphi_{n} = \frac{1}{\varphi + \varphi_{n}} + \frac{1}{(1 + \frac{1}{\varphi})} + \frac{1}{(1 + \frac{1}{(1 + \frac{1}{\varphi})} + \frac{1}{(1 + \frac{1}{(1 + \frac{1}{\varphi})} + \frac{1}{(1 + \frac{1}{(1 + \frac{1}{\varphi}$$

Av. =
$$\frac{V_{2}}{V_{1}}$$
 = A. 26,
A = > Voltage gain of first stage
D = > phase angle between output and again
Voltage of this stage.
11 By, $A_{V} = \frac{V_{0}}{V_{1}} = \frac{V_{2}}{V_{1}} \cdot \frac{V_{3}}{V_{2}} \cdots \frac{V_{n}}{V_{n-1}} \cdot \frac{V_{0}}{V_{0}}$
= Av., Av. Av. Av. Av. Av. Av. Av.
= A. A. ... Ap. 20, + E. + + en
Av = A 20
> The Voltage gain interiors of Guessiant gain.
 $A_{V} = A_{1}R_{V} = \frac{A_{1}R_{1}}{R_{1}}$
Tos nth stage. $A_{Vn} = \frac{A_{1}R_{1n}}{R_{1n}}$
> The Guessen gain and input impedance of nth stage us
given try
 $A_{V} = -hfe$

> It is imposited to note that which type of Connection must be used in Escade to obtain the maximum Vollage gain and other desired characteristics,

-> The CC Configuration will not be used in intermediate Stage hence the vollage gain is Dess than unity.

» In many Cases, cc (08) CB strage is used as input Irecause of impedance consideration even at the expense of Voltage (03) Cuscient gain.

Effect of cascading of Amplifiers

⇒ when one (or) mosse drage Connected in sta Caseade. The output of the first drage is Connected to the input of the elecond stage and So on, result in which these will be a dranificant change in the overall frequency response.

> In the high frequency region, the output Capacitanes to must include the woung Capacitance (07) Story Capacitance, the paraishe Capacitane and miller Gapacitanes.

Efferentral Amplifier :-

-> The function of differential amplifier is to amplify the difference licenseen two originals.

→ The need for differential amplifier consists in many www.EnggThee.com physical measurements whore response from d.c. to many megahestz is proquised.



-> The output signal in a differential amplifier is propositional to the difference lictures the two input signal.

Vo = Ad (V, -Va)

> If V, -V2. the output Voltage is zero. A non-zero output is obtained if V, and V2 are not equal.



+) let the two dignets have a magnitude of VS18
and differ from each other by iso' phase dupt.
-) dence
$$T_{c}$$
, T_{c} , and rate of phase by iso' they
incle each othe.
-) deploying two de doop A , the waput doop.
 $T_{b}(R_{b}+h_{c}) - V_{b}$
 $R_{b}(R_{b}+h_{c})$
-) Apply Kwi to leop A_{b} , the output vettor $R_{b}(R_{b}+h_{c})$
 $N_{b} = -h_{b}R_{b}R_{b}$
 $N_{b} = -h_{b}R_{b}R_{b}$
 $R_{b}(R_{b}+h_{c})$
 $N_{b} = -h_{b}R_{b}R_{b}$
 $R_{b}(R_{b}+h_{c})$
-) Alegabie degin indicates to phase difference before
the output A_{b} the magnitude of the input deginds are
 $C_{b}(R_{b}+h_{c})$
 $M_{b} = \frac{V_{b}}{S_{b}} - \left(-\frac{V_{b}}{S_{b}}\right) = V_{b}$
 $A_{b} = V_{b} - \frac{V_{b}}{S_{b}} - \left(-\frac{V_{b}}{S_{b}}\right) = V_{b}$

EngaTree.com

when the output of a differential amplifier is measured with neference to the ground point. it is Called unbalanced owput.

> Ad for a Italanced Case can be derived by considering the balanced output across two collections of Q, d Q2.

$$Ad = \frac{ahge Rc}{a(Rs+hie)} = \frac{hge Rc}{Rs+hie}$$

Common mode gain :



> tos common mode analyses, consider that the input aligness are having clame magnitude & and are on Same phase. Therefore

$$V_c = \frac{V_1 + V_2}{V_0} = \frac{V_5 + V_5}{Q} = V_5.$$

$$V_o = A_c V_c , \quad \therefore \quad A_c = \frac{V_o}{V_c}$$

EngaTree.com

> The Cuscient through RE is 27E. The emilter substance is assumed to be are and emilter Cuscient to be It instead of

General through Rc IL -> Affective compten susistance = 2RE 18/2(14) 46) - HILLE 2V ament through emitter maintance - IL+Tb Current Horough hoe = (TL - hfe Ib) Applying KVI to the enjoit side, IbRs + Ibhie + QRE (IL+Ib) = Vs $V_s = I_b (R_s + h_e + 2R_E) + I_b (2R_E)$ Vo = - ILRC -> Apply KVL to output loop. $I_L R_C + \partial R_E (J_L + I_b) + (I_L - h_f e I_b) = 0$ hoe hoe $I_L R_c + a R_E I_L + a R_E I_b + \underline{I_L} - \underline{h_{ye} I_b} = 0.$ $I_{b}\left[aR_{E}-\frac{h_{F}e}{h_{0}e}\right]+J_{1}\left[R_{e}+aR_{E}+\frac{1}{h_{0}e}\right]=0.$ $I_{L}\left[R_{c} + \partial R_{F} + \frac{1}{hoe}\right] = -I_{b}\left[\partial R_{F} - \frac{h_{f}e}{hoe}\right]$ $\frac{I_{L}}{I_{b}} = \frac{\left[\frac{h_{fe}}{h_{se}} - \partial R_{E}\right]}{\left[\frac{R_{c}}{R_{c}} + \partial R_{E} + \frac{1}{h_{se}}\right]}$

Downloaded from EnggTree.com

$$\frac{T_{L}}{T_{h}} = \frac{h_{fe} + aR_{E}h_{e}}{1 + h_{oe}(aR_{E} + R_{c})}$$

$$T_{b} = T_{L} \left[1 + h_{oe}(aR_{E} + R_{c}) \right]$$

$$h_{fe} - aR_{E}h_{oe}$$

$$V_{s} = T_{L} \left[1 + h_{oe}(aR_{E} + R_{c}) \right] (R_{s} + h_{ie} + aR_{c})$$

$$+ T_{L}aR_{E}$$

$$\left[h_{s}e - aR_{E}h_{oe} \right]$$

$$\frac{V_{s}}{T_{L}} = \frac{\left[1 + h_{oe}(aR_{E} + R_{c}) \right] (R_{s} + h_{ie} + aR_{E})}{h_{fe} + aR_{E}h_{oe}} + aR_{E}$$

$$\frac{V_s}{T_L} = \frac{h_{ce} - 2R_E h_{ce}}{h_{ce} + R_E - 2R_E h_{ce}}$$

www.EnggTree.com
$$\frac{V_s}{T_L} = \frac{h_{ce} R_c [R_s + h_{ie} + 2R_E] + 2R_E (1 + h_{re}) + R_s (1 + 2R_E h_{ce})}{h_{ie} (1 + 2R_E h_{ce})}$$

hje - 2 Rehoe. Reassanging the last two beams in the numerator, we get

$$\frac{V_{s}}{J_{L}} = \frac{h_{be} R_{c} [a R_{e} + R_{s} + h_{ie}] + a R_{e} (1 + h_{ge}) + (R_{s} + h_{ie})(1 + 3R_{e} + h_{e})}{(h_{ge} - a R_{e} + h_{e})}$$

$$\frac{h_{be} R_{c} << 1}{h_{be} R_{c}} \leq 1$$

$$\frac{V_{s}}{T_{L}} = \frac{a R_{e} (1 + h_{ge}) + (R_{s} + h_{ie})(1 + 3R_{e} + h_{ge})}{1 + a R_{e} + h_{e}}$$

h fe - DRr. hoe.

$$A_c = \frac{V_o}{V_S} = -\frac{J_L R_c}{V_S}$$

to form to great pays

2 RE(1+he)+(Rs+he)(1+2 Rehee)

SINGLE TUNED AMPLIFIERS :

1.

Solingle tuned amplifiers use one parallel suborant -Concruits as the load impedance in each stage and all the tuned ancult are trined to the same proquency.

CAPACITIVE COUPLED SINGLE TUNED AMPLIFIER



Downloaded from Engg free.com



⇒ In the Capacitance coupled single hund amplifier. Output across the traned Concruit is coupled to the next Stage through the coupling Capacitors <. The hund Concrut formed by L and c masonales at the forequency of operation > In the equivalent Concrut. R: is the input resistance of the next stage.

MODIFIED FOUNALENT GROUT



I show a simplified Grant, all the Granthanes in the second (as the grantfactor logates to form
$$c_{2}$$
 give by,
 $c_{2} = c_{pe} + c_{+} + c_{pe} - c_{+} - c_{+}$).
I show have, all the Grantbares in the output Grant (as the grantfactor logates to form c_{2} gives by $c_{2} = c_{pe} - c_{+} - c_{+} + c_{$


$$R_{t}$$

$$Z = \frac{1}{y} = \frac{R_{t}}{H_{t}} \Theta_{e} \left[\frac{\Theta}{\Theta_{0}} - \frac{\Theta_{0}}{\Theta} \right]$$

Downloaded from Engginee.com

Enga Tree.com

S indicate the fractional frequency densition is,
Variables in frequency is expressed as a fraction of
the substraint frequency

$$S = \frac{0}{0} \cdot \frac{0}{0} = \frac{0}{0} - \frac{0}{0} = \frac{0}{0} - \frac{1}{0}$$

$$\frac{0}{0} = 1+8$$

$$Z = \frac{R_{L}}{1+j} \cdot \frac{1}{9} \cdot \frac{1}{1+8}$$

$$= \frac{R_{L}}{1+j} \cdot \frac{1}{9} \cdot \frac{1}{1+8}$$

$$Z = \frac{R_{L}}{1+j} \cdot \frac{1}{9} \cdot \frac{1}{9} \cdot \frac{1}{1+8}$$

$$Z = \frac{R_{L}}{1+j} \cdot \frac{1}{9} \cdot \frac{1}{9} \cdot \frac{1}{9} \cdot \frac{1}{1+8}$$

$$Z = \frac{R_{L}}{1+j} \cdot \frac{1}{9} \cdot \frac{1}{9} \cdot \frac{1}{9} \cdot \frac{1}{9} \cdot \frac{1}{1+8}$$

$$Z = \frac{R_{L}}{1+j} \cdot \frac{1}{9} \cdot$$

 $R_{p} = \frac{\Omega_{0}^{2}L^{2}}{R} = \frac{\Omega_{0}L}{\Omega_{0}CR}$ $= \frac{L}{CR}$

$$R_{p} = \frac{(N_{p}^{2} L^{2})^{2}}{R}$$

$$R_{p} = \frac{(N_{p}^{2} L^{2})^{2}}{R^{2}}$$

$$R_{p} = R_{p}^{2} R = D_{p} L R_{p}$$

$$R_{p} = R_{p}^{2} R = R_{p}^{2} R_{p}^{2} R_{p}^{2}$$

$$R_{p} = R_{p}^{2} R = R_{p}^{2} R_{p}^{2} R_{p}^{2}$$

$$R_{p} = R_{p}^{2} R = R_{p}^{2} R_{p}^{2} R_{p}^{2} R_{p}^{2}$$

$$R_{p} = R_{p}^{2} R = R_{p}^{2} R_{p}^{2} R_{p}^{2} R_{p}^{2}$$

$$R_{p} = R_{p}^{2} R_{p}^{2} R_{p}^{2} R_{p}^{2} R_{p}^{2} R_{p}^{2}$$

$$R_{p} = R_{p}^{2} R_{p}^{2} R_{p}^{2} R_{p}^{2} R_{p}^{2} R_{p}^{2} R_{p}^{2}$$

$$R_{p} = R_{p}^{2} R_{p$$

$$\frac{A}{Nous} = \frac{1}{\int 1 + (\partial B B e)^2}$$

$$\phi = -\tan^{2} a \delta a e$$

$$\emptyset \rightarrow \text{phase angle of } \frac{A}{A_{sus}}$$

$$\frac{A}{A_{\text{max}}}$$
 = $\frac{1}{12}$ = 0.701

At as alrave wo.

$$8 = 1$$

 $w \ge 0 EnggTree.com$
 $\frac{1}{J_2} = 0.707$

Sau Ymger - a

$$\left(\frac{A}{Asus}\right) = \frac{1}{Ja} = 0.707$$

Bul-

The 3 dB brandwidth
$$\Delta \omega = \omega_{a} - \omega_{a}$$

= $\left[(\omega_{a} - \omega_{b}) + (\omega_{b} - \omega_{a}) \right] \omega_{b}$

$$= \left[\frac{(\omega_0 - \omega_0)}{\omega_0} + \frac{(\omega_0 - \omega_0)}{\omega_0} \right] = 0$$

$$\Delta \omega = \left[8 + 8 \right] \omega_0$$

$$\Delta \omega = 0.086 = 0.02$$

26e

$$2S = \frac{1}{\Theta e}$$

$$\Delta \Theta = \frac{1}{\Theta e}$$

$$\Theta e = \Theta_{D} CR_{E} = \frac{R_{E}}{\Theta o}$$

$$\Theta o L$$

$$\Delta \Theta = \frac{1}{\Theta o} = \frac{1}{R_{E} C} \times \frac{M}{M}/S$$

GIAIN AND FREQUENCY RESPONSE :

In order to obtain a high gain, somed edontical
 Stages (or) tuned amplifiers Can be used in Cascado.
 Stages (or) tuned amplifiers Can be used in Cascado.
 The overall voltage gain is the product of
 The overall Voltage gain is the product of
 The Voltage gain of individual stages.

The high voltage gain is accompanied by a narrow bandwidth.

> The sublative gain of the single tuned amplifier with respect to the gain at resonant frequency for

$$\left|\frac{A}{A_{sucs}}\right| = \frac{1}{\int 1 + (\partial S \Theta_c)^2}$$

 \rightarrow The gain of the n-stage cascaded amplifies become $\left|\frac{A}{A_{\text{mes}}}\right|^{2} = \left[\frac{1}{\int_{1+1}^{1+1} (2\sqrt{8}\omega)^{2}}\right]^{2}$

$$= \frac{1}{\left[1 + (2 \beta_{Qe})^2\right]^{n/2}}$$

> The 3 de jacquencies for the n stage Cascaded

amplifier can le found by equating 1 A 10 to 1 At the states ----

$$\left(\frac{A}{A}\right)^n = \left(\frac{J}{J_{1+}(\partial \delta Q_{e})^2}\right)^n = \frac{1}{J_{a}}$$

 $\begin{bmatrix} J_{1+(286)}^n \end{bmatrix}^n = J_2^n$ channel (a) $2 \propto 2$ \sqrt{n} \sqrt

-> Substituting for 8. the fractional frequency ababart warmen = Valiation,

$$\frac{\delta_{e}}{\omega_{o}} = \frac{\omega_{e} - \omega_{o}}{\omega_{o}} + \frac{f + f_{o}}{f_{o}}$$

· Cut " [3 _____] · · · A | rest Start] · · · A | rest Start

$$f_{2} - f_{0} = \frac{f_{0}}{a Q e} \int_{Q} v_{n-1}$$

The bandwidth of n Stage identical amplifuer is

- Marray Line Road

$$= \frac{f_0}{\sqrt{2m_1}} + \frac{f_0}{\sqrt{2m_1}} = \frac{f_0}{\sqrt{2m_1}}$$

two levels and for the formation
$$\int_{a} v_{n-1}$$
 and the strong points
and whether the second states of the most state of the second states and the second states of the second states and the second

www.EnggTree.com

> where Bin is the brandwidth of n stages of the Cascode amplifier and Bi is the brandwidth for Single strage

> Bandwidth of n Stages Bin is equal to B, multiplied by a factor of John,

-> when
$$n = 2$$
; $\int_{2^{10}-1}^{2^{10}-1} = 0.643$
 $n = 3$; $\int_{2^{10}-1}^{2^{10}-1} = 0.510$.

-> The bandwidth is reduced to 64.31 for two stages and 51.1. for three stages of Cascade amplifier.

NEUTRALISATION :-

-> The technique used for the elimination of potential Oscillation is called Neutralisation

to to to James

> BIT and FET are potentially unshall onen Some frequency erange due to the feedback pasameter present in them. If the feedback can be cancelled by an additional feedback disgral that is equal in magnitude and opposite in dign, the toansistor becomes unlateral from input to output till the accellation.





 $T_{b} = V_{ce} \left[y_{ae} - y_{N} \right]$ $\frac{T_{b}}{V_{ce}} = y_{xe} - y_{N}.$

Yre = Yre TN

Tor perfect relativalisation, Y's = 0 ... Yre = YN. This dicales that ascillation does not exist if the dasigned Coicut Doment matches Yre for all values of forequency and

-perating conditions

madente de la yre =-jacre distinct att a malando

-> The fabrication of Capacitor is Complex. an inductor with negative Susception of 95 100 (Citrai) is pereformed.

→ The inductor acts as a short Gricuit at d.c Condition and need not be considered This Can be eliminated by using a fixed Capacitance that is transformers coupled to for 180° phase shift to produce neutralisation area a limited frequency mange.

Hazelline Neutralisation mellind -> This method is employed in tuned RF amplifies be maintain stability.

the ment of the herein an an input herein the second still with

CI

Lance Despress

4c

Stratution State Is long bot as

he poter out material and the relation

Marget WY = 1

⇒ The undesued effort of the Cotlector to lose Capacitaires of the transistor is neutralized by introducing a slignal which Cancels the diginal Coupled through the Collector to losse Capacitorice.

RU

CN

The EnggTree.com \Rightarrow CN is Greeched from the Bottom of God to the Dase of the toansister. The neutralization process is achieved by CN. It introduces a slignal to the lase of the transistor Such that is Greels out the slignal fed to the base by Cbr.

> A Vacualité Capacitor is used for Neutralisation as the Value of Cbc Changes with time. By adjusting CN. exact neutralisation is archieved.

Neutrodyne reutralization Lechnique"

> The modified Vension of Hazoltine technique is the Neutrodyna neutralisation technique.



⇒ CN is Connected to the lower end of the decondary Goil of the next Stoge. It is intensitive to any Variation in the Supply Voltage NGG and priorides higher Stabilisation for the trunced amplifier.

POWER AMPLIFIER : Logical below of the way of the section

-> It is designed to doubth large Currents on 4 off Using MOSFET devices

HOSFET Daved class-2 amplifier is Commonly employed.

> The advantage of using MOSFET is that the hun-91 time is not delayed by minosury Caerouses stronage as it is in BIT.

and they are not stubjected to thermal sunaway

Mosfer David Class-2 amplifier

-> In class 2 amplifier, the active device is Switched "ON" and "OFF". So that it is held in the linear singe for essentially zero time during earch cycle of the input sine name



The analog Lignel modulates the daw tooth. Waveform So that a public width modulated output is obtained, which dowes the class & output amplifier, awing it to Switch on and off as the publics shutch between tright from Shitch on and off as the publics shutch between tright from Shitch on and off as the publics shutch between tright from be eschaet the dignal to be amplified from the public waveform.

-> As the Light may have many frequency components a loss pass filter having a Git off frequency reason to the highest alignal frequency will be a letter choice.

> The output waveform is an exact replice of the input Signal as the average Value of the pulses depends on the pulse weath.

Advantages :-

> A Very high efficiency nearing 100% can be obtained by employing class & amplifiers which sponds very little time in active region, which minimises the power dusigation

Drawbacks:

-> Folters Mith Shalp Outors frequences are Complex in design. High Spood Switching of large Current generates traise through electromagnetic Coupling Galled electromagnetic interference if it is the interference interference interference. UNIT-4-

MULTISTAGE ANPLIFIERS & DIFFERENTIAL AMPLIFIE

Sav No Voe

Early a syd

BIMOS CASCADE ANPUFIER :

Ser State

> When the complification of a single stage amplifies is not dufficient for a particular propose (00) when the input (00) output impedance is not of Cosmic magnitude for the intended application, two (00) more stages may be connected to Carcado.

-> The main function of Caronding stages is that the larges overall gain is achieved

In Truck !

1

UNIT -5.FEEDBACK AMPLIFIERS AND OSCILLATORS

Feedback Amplifiers

- Desensitize The Gain
- Reduce Nonlinear Distortions
 - Reduce The Effect of Noise
 - Control the Input And Output Impedances

Extend The Bandwidth Of The Amplifier

The General Feedback Structure

Basic structure of a feedback amplifier. To make it general, the figure shows signal flow as opposed to voltages or currents (i.e., signals can be either current or voltage).



The open-loop amplifier has gain $A \rightarrow x_0 = A^* x_i$

Output is fed back through a feedback network which produces a sample (x_f) of the output (x₀) \rightarrow x_f = β x₀

Where β is called the feedback factor

The input to the amplifier is $x_i = x_s - x_f$ (the subtraction makes feedback negative) Implicit to the above analysis is that neither the feedback block nor the load affect the amplifier's gain (A).

This net generally true and so we will later pownloaded from Engg Free:com (closed-loop gain) can be solved to be:



Finding Loop Gain

Generally, we can find the loop gain with the following steps:

- 1. Break the feedback loop anywhere (at the output in the ex. below)
- 2. Zero out the input signal x_s
- 3. Apply a test signal to the input of the feedback circuit
- Solve for the resulting signal x₀ at the output
 If x₀ is a voltage signal, x_{tst} is a voltage and measure the open-circuit voltage If x₀ is a
 current signal, x_{tst} is a current and measure the short-circuit current
- 5. The negative sign comes from the fact that we are apply negative feedback



Negative Feedback Properties

Negative feedback takes a sample of the output signal and applies it to the input to get several desirable properties. In amplifiers, negative feedback can be applied to get the following properties

-Desensitized gain - gain less sensitive to circuit component variations

-Reduce nonlinear distortion – output proportional to input (constant gain independent of signal level)

-Reduce effect of noise

-Control input and output impedances – by applying appropriate feedback topologies

-Extend bandwidth of amplifier

These properties can be achieved by trading off gain

Gain Desensitivity

Feedback can be used to desensitize the closed-loop gain to variations in the basic amplifier. Let's see how. Assume beta is constant. Taking differentials of the closed-loop gain equation gives...

$$A_f = \frac{A}{1+A\beta} \qquad \qquad dA_f = \frac{dA}{\left(1+A\beta\right)^2}$$

Divide by A_f

$$\frac{dA_f}{A_f} = \frac{dA}{(1+A\beta)^2} \xrightarrow{1+A\beta A} \xrightarrow{1} \frac{1}{1-A\beta} \xrightarrow{dA}$$

This result shows the effects of variations in A on A_f is mitigated by the feedback amount. 1+Abeta is also called the desensitivity amount We will see through examples that feedback also affects the input and resistance of the amplifier (increases R_i and decreases R_o by

1+Abeta factor)

Bandwidth Extension

Mentioned several times in the past that we can trade gain for bandwidth Consider an amplifier with a high-frequency response characterized by a single pole and the expression:

 $1 + \beta A s$ ()

Apply negative feedback beta and the resulting closed-loop gain is:

EngaTree.com

•Notice that the midband gain reduces by $(1+A_M beta)$ while the 3-dB roll-off frequency increases

by $(1+A_M beta)$

Basic Feedback Topologies

Depending on the input signal (voltage or current) to be amplified and form of the output (voltage or current), amplifiers can be classified into four categories. Depending on the amplifier category, one of four types of feedback structures should be used (series-shunt, series-series, shunt-shunt, or shunt-series) Voltage amplifier – voltage-controlled voltage Source Requires high input impedance, low output impedance Use series-shunt feedback (voltage-voltage feedback) Current amplifier – current-controlled current source Use shunt-series feedback (current-current feedback) Transconductance amplifier – voltage-controlled current source Use series-series feedback

Transconductance amplifier – voltage-controlled current source Use series-series feedback (current-voltage feedback) Transimpedance amplifier – current-controlled voltage source Use shunt-shunt feedback (voltage-current feedback)





• Shown above are simple examples of the four types of amplifiers. Often, these amplifiers alone do not have good performance (high output impedance, low gain, etc.) and are augmented by additional amplifier stages (see below) or different configurations (e.g., cascoding).



EnggTree.com						
Examples of the Four Types of Amplifiers						
lower Z _{out}	lower Z _{out}	higher gain	higher gain			
	www.EnggTree.c	com				

Series-Shunt Feedback Amplifier

(Voltage-Voltage Feedback)

Samples the output voltage and returns a feedback voltage signal

Ideal feedback network has infinite input impedance and zero output resistance

Find the closed-loop gain and input resistance The output resistance can be found by

applying a test voltage to the output

So, increases input resistance and reduces output resistance → makes amplifier closer to ideal VCVS







Series-Series Feedback Amplifier

(Current-Voltage Feedback)



Shunt-Shunt Feedback Amplifier

(Voltage-Current Feedback

2. When voltage-current FB is applied to a transimpedance amplifier, output voltage is sensed and current is subtracted from the input

- i) The gain stage has some resistance
- ii) The feedback stage is a transconductor
- iii) Input and output resistances (R_{if} and R_{of}) follow the same

form as before based on values for A andbeta



 I_i

www.EnggTree.com

$$I_{s} = I_{i} + I_{f} = \frac{o}{A} + \beta V_{o}$$

$$A_{f} \equiv \frac{V_{o}}{I_{s}} = \frac{A}{1 + A\beta}$$



EngaTree.com

Shunt-Series Feedback Amplifier

(Current-Current Feedback)

- **3.** A current-current FB circuit is used fo current amplifiers
 - i) For the b circuit input resistance should be low and output resistan be high
- 4. A circuit example is shown
 - i) R_S and R_F constitute the FBcircuit
 - R_S should be small and R_F large
 - ii) The same steps can be taken to

solve for A, Abeta, Af, R_{if}, and R_{of}

• Remember that both *A* and *b* circuits are current controlled current sources



Parameter	Voltage series	Current Series	Voltage Shunt	Current shunt
Gain with feedback	Decreases	Decreases	Decreases	Decreases
Stabilty	Improves	Improves	Improves	Improves
Frequency Response	Improves	Improves	Improves	Improves
Frequency Distortion	Decreases	Decreases	Decreases	Decreases
Noise and non linear distortion	Decreases	Decreases	Decreases	Decreases

The General Feedback Structure

Exercise

$$A_{f} := 10 \qquad A := 10^{4} \qquad c) \qquad Amount_Feedback := 20 \cdot log(1 + A \cdot \beta) \\ Amount_Feedback := 20 \cdot log(1 + A \cdot \beta) \\ Amount_Feedback := 60 \\ d) \qquad V_{s} := 1 \qquad V_{0} := A_{f} V_{s} \qquad V_{0} = 10 \\ for gamma = 0 \\ for gamma =$$

Downloaded from Engg Free.com





Oscillator principle Oscillator Oscillator

6. An oscillator converts DC power from power supply to AC signals power spontaneously – without the need for an AC input source (Note: Amplifiers convert DC power into AC output power only if an external AC input signal is present.)

5.

- 7. There are several approaches to design of oscillator circuits. The approach to be discussed is related to the feedback using amplifiers. A frequency-selective feedback path around an amplifier is placed to return part of the output signal to the amplifier input, which results in a circuit called a linear oscillator that produces an approximately sinusoidal output.
- 8. Under proper conditions, the signal returned by the feedback network has exactly the correct amplitude and phase needed to sustain the output signal.



The Barkhausen Criterion I

9. Typically, the feedback network is composed of passive lumped components



10. We can derive the requirements for oscillation as follows: initially, assume a sinusoidal driving source with phasor Xin is present. But we are interested in derive the conditions for which the output phasor Xout can be non-zero even the input Xin is zero.



The Barkhausen Criterion II

12. The Barkhausen Criterion calls for two requirement for the loop gain . First, the magnitude of the loop gain must be unity. Second, the phase angle of the loop gain must be zero the frequency of oscillation. (e.g, if a non-inverting amplifier is used, then the phase angle of must be zero.

For a *physicility* amplifier, the phase angle should be 180)

- **13.** In real oscillator design, we usually design loop-gain magnitude slightly larger than unity at the desired frequency of oscillation. Because a higher gain magnitude results in oscillations that grow in amplitude with time, eventually, the amplitude is clipped by the amplifier so that a constant- amplitude oscillation results.
- 14. On the other hand, if exact unity loop gain magnitude is designed, a slight reduction in gain would result in oscillations that decays

to zero.

15. One important thing to note is that the initial input Xin is not needed, as in real circuits noise and transient signals associated with circuit turning on can always provide an initial signal that grows in amplitude as it propagates around the loop (assuming loop gain is larger than unity).

www.EnggTree.com
tives:

Different types of oscillators:

16. An oscillator has a positive feedback with the loop gain infinite. Feedback-type sinusoidal oscillators can be classified as LC (inductor-capacitor) and RC (resistor-capacitor) oscillators.

- Tuned oscillator
- Hartley oscillator
- Colpitts oscillator
- Clapp oscillator
- Phase-shift oscillator
- Wien-bridge and
- Crystal oscillator

Difference between an amplifier and an oscillator:

www.EnggTree.com



Figure Schematic block diagrams showing the difference between an amplifier and an oscillator

OSCILLATORS:

17. The classification of various oscillators is shown in Table .

Type of Oscillator	Frequency Range Used
1. Audio-frequency oscillator	20 Hz – 20 kHz
2. Radio-frequency oscillator	20 kHz - 30 MHz
3. Very-high-frequency oscillator	30 MHz - 300 MHz
4. Ultra-high-frequency oscillator	300 MHz – 3 GHz
5. Microwave oscillator	3 GHz - 30 GHz
6. Millimeter wave oscillator	30 GHz - 300 GHz

Table Different types of oscillators and their frequency ranges

CINCULL ANALISIS OF A

GENERAL OSCILLATOR:

- This section discusses the general oscillator circuit with a simple generalized analysis using the transistor, as shown in Fig. .
- An impedance z1 is connected between the base B and the emitter E, an impedance z2 is connected between the collector C and emitter E. To apply a positive feedback z3 is connected between the collector and the base terminal.
- All the other different oscillators can be analyzed as a special case of the generalized analysis of oscillator.



Figure A generalized oscillator circuit analysis

18. The above generalized circuit of an oscillator is considered using a simple transistor-equivalent circuit model. The current voltage expressions are expressed as follows:

$$v_1 = h_i i_1 + h_r v_2 \simeq h_i i_1$$

As the numerical value of h_{v_2} is negligible:

 $v_1 = h_i i_1$ $i_2 = h_f i_1 + h_0 v_2 \simeq h_f i_1$

As the numerical value of $h_0 v_2$ negligible the Eq. (12-3) can be written as:

$$i_2 = h_f i_1$$

Applying KVL at loop (1) of Fig. by considering that current through the impedance z_1 is (i_1-i_3) , we get: www.EnggTree.com $v_1 + z_1(i_1-i_3) = 0$

or,

$$v_1 = -z_1(i_1 - i_3) = z_1(i_3 - i_1)$$

 $h_{i_1} + z_1 i_1 - z_1 i_3 = 0$

 $i_1(h_1 + z_1) - z_1 = 0$

Substituting the value of voltage v_1 from Eq. (12-2) in Eq. (12-5) we get:

or,

Applying KVL at loop (3) by considering voltage across the impedance z_2 :

$$v_2 + z_2(i_3 + i_2) = 0$$

CIRCUIT ANALYSIS OF A GENERAL OSCILLATOR:

or,

Substituting the value of current i_2 we get:

$$v_2 = -z_2(h_j i_1 + i_3)$$
$$z_2 h_j i_1 + z_2 i_3 + v_2 = 0$$

Applying the KVL at loop (2) by considering voltage across z_3 we get,

or,
$$i_3 z_3 + (i_2 + i_3) z_2 + (i_3 - i_1) z_1 = 0$$
$$i_3 z_3 - v_2 + v_1 = 0$$

or, www.EnggTr
$$i_3 z_3 \overline{co} v_2 - v_1$$

Substituting the value of v_1 in Eq. we get:

or,

$$i_{3}z_{3} = v_{2} - h_{i}i_{1}$$

 $i_{3}z_{3} - v_{2} + h_{i}i_{1} = 0$
 $-(v_{2} - i_{3}z_{3} - h_{i}i_{1}) = 0$
or,
 $v_{2} - h_{i}i_{1} - z_{3}i_{3} = 0$

CIRCUIT ANALYSIS OF A GENERAL OSCILLATOR:

Eq. can be rewritten as:

$$i(h_i + z_1) + 0. v_2 + (-z_1)i_3 = 0$$

$$-i_1 z_2 h_f + 1. v_2 + z_2 i_3 = 0$$

$$-i_1 h_i + 1. v_2 + (-z_3)i_3 = 0$$

Eliminating three variables i_1, v_2, i_3 using Camers rule, and from Eqs. , we get the following matrix: www.EnggTree.com

i

$(h_i + z_1)$	0	$-z_1$
$z_2 h_f$	1	$z_{2} = 0$
$-h_i$	1	$-z_3$

or
$$(h_i + z_1)[-z_3 - z_2] + 0 + (-z_1)[z_2h_j + h_i] = 0$$

or
$$-z_3h_i - z_2h_i - z_1z_3 - z_1z_2 - z_1z_2h_f - z_1h_i = 0$$

or
$$-h_i[z_3 + z_2 z_1] - z_1 z_2 [1 + h_j] - z_1 z_3 = 0$$

or
$$h_i[R+jx] + z_1 z_2 [1+h_f] + z_1 z_3 = 0$$

CIRCUIT ANALYSIS OF A GENERAL OSCILLATOR:

$z_1 = R_1 + jx_1 \simeq jx_1$	$\Theta R_1 \simeq$
$z_2 = R_2 + jx_2 \simeq jx_2$	$R_2 =$
$z_3 = R_3 + jx_3 \simeq jx_3$	& $R_3 \simeq$

 x_1

 x_2

X3

By adding, we get:

Let,

www.EnggTree.com $(z_1 + z_2 + z_3) = (R + jx)$

where, $R = (R_1 + R_2 + R_3)$ is not negligible in comparison with $x = x_1 + x_2 + x_3$ as we shall see x = 0 at frequency of oscillation.

$$\therefore \qquad z_1 z_2 (h_f + 1) + (z_1 + z_2 + z_3) h_i + z_1 z_3 = 0$$

$$-x_1 x_2 (h_f + 1) + (R + jx) h_i - x_1 x_3 = 0$$

$$-x_1 [x_2 (h_f + 1) + x_3] + (R + jx) h_i = 0$$

EngaTree com CIRCUIT ANALYSIS OF A GENERAL **OSCILLATOR:**

Equating imaginary parts $[\Theta_{jx_1,jx_2} = -x_1,x_2]$:

(+ve) inductive impedance

(-ve) capacitive impedance

Equating real parts we get:

...

 $-x_1x_2[h_f+1] + R \cdot h_i - x_1x_3 = 0$ www.EnggTree.com $x_1 x_2 h_i + x_1 (x_2 + x_3) - R \cdot h_i = 0$

 $jxh_1 = 0$

 $x_1 + x_2 + x_3 = 0$

x = 0

From the Eq we get:

 $x_{1} + x_{1} = -x_{1}$

Substituting the value of Eq we get:

$$x_1 x_2 h_f - x_1^2 - R \cdot h_i = 0$$
$$h_f = \frac{x_1}{x_2} + \frac{R \cdot h_i}{x_1 x_2}$$

This is the general condition for oscillation for an oscillator.

Different types of oscillator circuits with different configurations can be analysed through this general method. This makes the analysis simpler.

Hartley Oscillator:

Hartley oscillator contains two inductors and one capacitor, as shown in Fig. where, x_1 and x_2 are inductances, and x_3 is a capacitance, i.e., $x_1 = \omega L_1$, $x_2 = \omega L_2$, $x_3 = -1/\omega C$.

Substituting the values in Eq. we get the condition for oscillation, considering R is small.

$$h_f = \frac{\omega L_1}{\omega L_2} + \frac{R \cdot h_i}{\omega^2 L_1 L_2}$$



Hartley Oscillator:

Substituting the values in Eq. we get the condition for oscillation, considering R is small.

$$h_f = \frac{\omega L_1}{\omega L_2} + \frac{R \cdot h_i}{\omega^2 L_1 L_2}$$

Where

...

$$\begin{split} h_{f} &= \frac{L_{1}}{L_{2}} \\ h_{f} &= \frac{VL_{1}^{WW} - ERCh_{i}^{Tree.com}}{L_{11}} \\ L_{11} &= \frac{L_{1}L_{2}}{L_{1}} + L_{2} \\ L_{11} &= L_{1}L_{2}/L_{1} + L_{2} \\ L_{11} &= L_{1}L_{2}/L_{1} + L_{2} \\ L_{11}(L_{1} + L_{2}) &= L_{1}L_{2} \\ L_{11} &\times \frac{1}{\omega^{2}C} = L_{1}L_{2} \\ L_{11} &\times \frac{1}{\omega^{2}C} = L_{1}L_{2} \\ \end{split}$$

Colpitts Oscillator:

$$R = \frac{C_2}{C_1} + Rh_i \frac{1}{L} (C_1 + C_2) Rh_i$$
$$R = \frac{C_2}{C_1} \left[\text{neglecting} \frac{Rh_i}{L} (C_1 + C_2) \right]$$

The circuit diagram of Colpitts oscillator is shown in Fig.



Colpitts Oscillator:

Colpitt oscillator contains two capacitors and one inductor, as shown in Fig. X_1 and X_2 are capacitances, X_3 is inductance, Z_1 and Z_2 are capacitors, C_1 and C_2 are capacitances, and Z_3 is an inductor of inductance L.

$$X_{1} = -\frac{1}{\omega C_{1}}$$

$$X_{2} = -\frac{1}{\omega C_{2}}$$

$$X_{2} = -\frac{1}{\omega C_{2}}$$

$$X_{3} = \omega L_{0} \text{ Tree.com}$$

$$X_{1} + X_{2} + X_{3} = 0$$

$$-\frac{1}{\omega C_{1}} - \frac{1}{\omega C_{2}} + \omega L = 0$$

$$\frac{1}{\omega} \left(\frac{1}{C_{1}} + \frac{1}{C_{2}}\right) = \omega L$$

Colpitts Oscillator: $\frac{1}{L} \left(\frac{1}{C_1} + \frac{1}{C_2} \right) = \omega^2, \omega = \sqrt{\frac{1}{L} \left(\frac{1}{C_1} + \frac{1}{C_2} \right)}$

Frequency of oscillation:

$$2\pi f = \frac{1}{\sqrt{LC}} \Rightarrow f = \frac{1}{2\pi\sqrt{LC}}$$

Where,

$$h_f = \frac{C_2}{C_1} + Rh_i \,\omega^2 C_1 C_2$$
$$= \frac{C_2}{C_1} + R_{hi} \,\omega^2 C_1 C_2$$

 $\frac{1}{C'} = \frac{1}{C_1} + \frac{1}{C_2}$ $h_f = \frac{X_1}{X_2} + \frac{Rh_i}{X_1X_2}$

R =Resistance of the coil 2

$$R = \frac{C_2}{C_1} + Rh_i \frac{1}{L} \cdot \frac{C_1 + C_2}{C_1 \cdot C_2} \cdot C_1 C_2 \left[\because \omega^2 = \frac{1}{L} \left(\frac{1}{C_1} + \frac{1}{C_2} \right) \right]$$



Figure Phase-shift oscillator: equivalent circuit using the approximate equivalent circuit of the transistor

Eliminating i1, i, i¹,

$$\begin{vmatrix} i_{1} & i & i^{1} \\ (2R + jx_{c}) & 0 & -R \\ Rh_{f} & (2R + jx_{c}) & -R \\ -R & -R & (2R + jx_{c}) \end{vmatrix}$$

The circuit diagram of a phase-shift oscillator with three pairs of RC combination is shown in Fig. The equivalent circuit representation of phase-shift oscillator is shown in Fig. By applying KVL in the circuit in Fig. we have the mesh ABCHU at loop (2).

$$(i+h_f i_1) R + (i-i^1) R + \frac{i}{jwc} = 0$$

$$\left(2R + \frac{1}{jwc}\right)i + Rh_f i_1 - Ri^1 = 0$$

$$(2R + jx_c)i + Rh_f i_1 - Ri^1 = 0$$
www.EnggTree.com

At mesh CDGH [at loop (3)]:

$$(i^{1} - i) R + \frac{1}{j\omega c} i^{1} + (i^{1} - i_{1}) R = 0$$
$$(2R + jx_{c}) i^{1} - Ri - Ri_{1} = 0$$

At mesh CDEFGH [at loop (4)]:

$$(i_1 - i^1)R + jx_c i_1 + Ri_1 = 0$$

(2R + jx_c) i_1 - Ri^1 = 0





Dividing each element of the determinant by *R*:

$$\therefore \qquad \frac{1}{R} \begin{vmatrix} R(2+jx_c/R) & 0 & -R \\ R_{hf} & R(2+jx_c/R) & -R \\ -R & -R & R(2+jx_c/R) \end{vmatrix} = 0$$
Let
$$\frac{X_c}{R} = a$$

$$\therefore \qquad \begin{vmatrix} (2+ja) & 0 & -1 \\ h_f & (2+ja) & -1 \\ -1 & -1 & (2+ja) \end{vmatrix} = 0$$

Let

л.

....

$$\frac{-}{R} = a$$

$$\begin{vmatrix} (2+ja) & 0 & -1 \\ h_f & (2+ja) & -1 \\ -1 & -1 & (2+ja) \end{vmatrix} = 0$$

$$(2+ia)\left[(2+ia)^2 - 1\right] + 0 + (-1)\left[-h + 2 + ia\right] = 0$$

 X_{c}

$$(2 + ja) [(2 + ja) - 1] + 0 + (-1) [-n_f + 2 + ja] = 0$$

$$(2 + ja) [4 + 4ja - a^2 - 1] + h_f - 2 - ja = 0$$

$$8 + 8ja - 2a^2 - 2w + 4jag + 4a^2 - ja^3 - ja + h_f - 2 - ja = 0$$

$$-ja^3 + 8 + 12ja - 6a^2 - 4 - 2ja + h_f = 0$$

... Equating the imaginary parts:

$$j(-a^3 - 2a + 12a) = 0$$
$$a(10 - a^2) = 0$$
$$a^2 - 10 = 0$$
$$a = \sqrt{10}$$



.:. Frequency of oscillation is:

$$f = \frac{1}{2\pi \sqrt{10} CR}$$

Equating the real parts we get:

$$8 - 6a^2 - 4 + h_{fe} = 0$$

$$h_f = 4 + 6a^2 - 8 = 4 + 6.10 - 8$$
www.Engg Free.com
$$= 4 + 60 - 8$$

$$= 56$$

For sustained oscillations, h_{fe} of 56 for $R = R_L$ The equivalent diagram of a phase-shift oscillator is shown in Fig.



Wein-bridge oscillator is the series and parallel combination of a resistance R and a capacitor C. According to Barkhausen criteria, $A_{y}\beta = 1$.

Since $A_{\alpha}\beta = 1$,

$$\beta = \frac{1}{A_v} = \frac{v_{i}}{v_0} = \frac{v_{zi}}{(z_1 + z_2)i}$$

$$A_v = \frac{1}{\beta} = \frac{z_1 + z_2}{z_2} = 1 + \frac{z_1}{z_2}$$
www.EnggTree.com
$$z_1 = R + jx_1 \text{ [series combination]}$$

$$\frac{1}{z_2} = \frac{1}{R_2} + \frac{1}{jx_2} \text{ [parallel combination]}$$

$$A = 1 + (R_1 + jx_1) \left(\frac{1}{R_2} + \frac{1}{jx_2}\right)$$

$$= 1 + \left(\frac{R_1}{R_2} + \frac{x_1}{x_2}\right) + j\left(\frac{x_1}{R_2} - \frac{R_1}{x_2}\right)$$

The two-stage RC coupled amplifier can be used by equating real and imaginary parts. Considering only the real parts, we get:

 $A = 1 + \frac{R_1}{R_2} + \frac{x_1}{x_2}$

Considering only the imaginary parts, we get:

 $\frac{x_1}{R_2} - \frac{R_1}{X_2} = 0$

www.EnggTree.com

 $X_1 X_2 = R_1 R_2$ (frequency of oscillation)

 $R_1 R_2 = \frac{1}{w^2 c_1 c^2}$ $w^2 = \frac{1}{C_1 C_2 R_1 R_2}$

If
$$R_1 = R_2 = R$$
 & $C_1 = C_2 = C$
 $A = 1 + 1 + 1 = 3$
And,
 $w^2 = \frac{1}{C^2 R^2} \Rightarrow w = \frac{1}{CR}$.

$$f = \frac{1}{2\pi CR}$$



At balance condition:

$$\frac{R_3}{R_4} = \frac{Z_1}{Z_2} \text{ (for oscillation)}$$

Wien-Bridge Oscillator:

From the circuit diagram of the wien-bridge oscillator, as given in Fig. we get:

$$\begin{aligned} \frac{R_3}{R_4} &= \left(R_1 + \frac{1}{jwc_1}\right) \left(\frac{1}{R_2} + jwc_2\right) \\ &= \left(\frac{R_1}{R_2} + \frac{C_2}{C_1}\right) + j\left(\omega C_2 R_1 - \frac{1}{\omega C_1 R_2}\right) \end{aligned}$$

Equating imaginary parts we get:

www.EnggTree.cor
$$\omega c_2 R_1 = \frac{1}{\omega C_1 R_2}$$

$$\omega^2 = \frac{1}{C^2 R^2}$$

$$\therefore R_1 = R_2 = R \quad \text{and} \quad C_1 = C_2 = C$$

$$\therefore \qquad \qquad \frac{R_3}{R_4} = \frac{R_1}{R_2} + \frac{C_2}{C_1}$$

$$\frac{R_3}{R_4} = \frac{R}{R} + \frac{C}{C} = 1 + 1 = 2$$

Wien-Bridge Oscillator:

19. Advantages of Wien-Bridge Oscillator:

- 20. The frequency of oscillation can be easily varied just by changing *RC network*
- **21.** High gain due to two-stage amplifier
- 22. Stability is high

Disadvantages of Wien-Bridge Oscillator

23. The main disadvantage of the Wien-bridge oscillator is that a high frequency of oscillation cannot be generated.

www.EnggTree.com

CRYSTAL OSCILLATOR:

- 24. Crystal oscillator is most commonly used oscillator with high-frequency stability. They are used for laboratory experiments, communication circuits and biomedical instruments. They are usually, fixed frequency oscillators where stability and accuracy are the primary considerations.
- 25. In order to design a stable and accurate LC oscillator for the upper HF and higher frequencies it is absolutely necessary to have a cr stal control; hence, the reason for crystal oscillators.
- 26. Crystal oscillators are oscillators where the primary frequency determining element is a quartz crystal. Because of the inherent characteri tics of the quartz crystal the crystal oscillator may be held to extreme accuracy of frequency stability. Temperature
- **27.** compensation may be applied to crystal oscillators to improve thermal stability of the crystal oscillator.
- **28.** The crystal size and cut determine the values of L, C, R and C'. The resistance R is the friction of the vibrating crystal, capacitance C is the compliance, and inductance L is the equivalent mass. The capacitance C' is the electrostatic capacitance between the mounted pair of electroster des with the crystal as the dielectric.

www.EnggTree.com

Circuit Diagram of CRYSTAL OSCILLATOR:



Figure Circuit of a crystal oscillator







Figure Reactance vs. frequency graph

Circuit Analysis of CRYSTAL OSCILLATOR: w.EnggTree.com

The circuit of Fig has two resonant frequencies. At the series resonant frequency f_s the reactance of the series *LC* arm is zero, that is:

$$\omega_{s}L - \frac{1}{\omega_{s}C} = 0$$
$$\omega_{s} = \frac{1}{\sqrt{LC}}$$

or

 ω_p is the parallel resonant frequency of the circuit greater than ω_s where:

$$\left(\omega_{p}L - \frac{1}{\omega_{p}C}\right) = \frac{1}{\omega_{p}C'}$$
$$\omega_{p}^{2} = \frac{1}{\omega_{p}C'} \left(\frac{1}{\omega_{p}C'} + \frac{1}{\omega_{p}C'}\right)$$

or

Downloaded from Enggiree.com

or

$$\omega_{p} = \sqrt{\frac{1}{2} \left(\frac{1}{C} + \frac{1}{C'} \right)}$$

Therefore, ω_p and ω_s are as shown in Fig. 12-12. At the parallel, resonant frequency, the impedance offered by the crystal to the internal circuit is very high.

The resonant frequencies of a crystal vary inversely as the thickness of the cut.

 $f = \frac{1}{t}$

www.EnggTree.com

APPLICATIONS OF OSCILLATORS:

- Oscillators are a common element of almost all electronic circuits. They are used in various applications, and their use makes it possible for circuits and subsystems to perform numerous useful functions.
- In oscillator circuits, oscillation usually builds up from zero when power is first applied under linear circuit operation.
- The oscillator's amplitude is kept from building up by limiting the amplifier saturation and various non-linear effects.
- Oscillator design and simulation is a complicated process. It is also extremely important and crucial to design a good and stable oscillator.
- Oscillators are commonly used in communication circuits. All the communication circuits for different modulation techniques—AM, FM, PM—the use of an oscillator is must.
- Oscillators are used as stable frequency sources in a variety of electronic applications.
- Oscillator circuits are used in computer peripherals, counters, timers, calculators, phase-locked loops, digital multi-metres, oscilloscopes, and numerous other applications.

POINTS TO REMEMBER:

- **29.** 1. Oscillator converts dc to ac.
- **30.** 2. Oscillator has no input signal.
- **31.** 3. Oscillator behaviour is opposite to that of a rectifier.
- **32.** 4. The conditions and frequencies of oscillation are classified as:

Types of Oscillator	Condition of Oscillation	Frequency of Oscillation
Hartley Oscillator	$h_{\rm f} = \frac{\omega L_1}{\omega L_2} + \frac{Rh_1}{\omega^2 L_1 L_2}$	$f = \frac{\omega}{2\pi} = \frac{1}{2\pi} \frac{1}{[(h_{oe}L_1L_2Ih_{le}) + C(L_1 + L_2)]^{1/2}}$ Simply
		$f = \frac{1}{2\pi \sqrt{C(L_1 + L_2)}} = \frac{1}{2\pi \sqrt{LC'}}$
Colpitts Oscillator	$h_{\rm f} = \frac{C_2}{C_1} + Rh_{\rm f} \cdot \omega^2 C_1 C_2$	$f = \frac{\omega}{2\pi} = \frac{1}{2\pi} \left(\frac{h_{oe}}{h_{e}C_{1}C_{2}} + \frac{1}{LC_{1}} + \frac{1}{LC_{2}} \right)^{1/2}$
Phase-Shift Oscillator	The transistor should have an h_{fe} of 56 when $RL = R$.	$f = \frac{1}{2\pi\sqrt{10}CR}$
Wein-Bridge Oscillator	$\frac{R_1}{R_2} = 2$	$f = \frac{\omega}{2\pi} = \frac{1}{2\pi RC}$
Crystal Oscillator	_	$f_{p} = \frac{\omega_{p}}{2\pi} = \frac{1}{2\pi} \sqrt{\frac{C+C'}{LCC'}}$

1. General condition for oscillation for an oscillator:

$$h_f = \frac{x_1}{x_2} + \frac{R_{hi}}{x_1 x_2}$$

2. F equency of oscillation for a Hartley oscillator:

$$f = \frac{1}{2\pi} \sqrt{C(L_1 + L_2)}$$

3. Condition for oscillation for a Colpitts oscillator:

$$h_f = \frac{C_2}{C_1} + Rh_i \,\omega^2 C_1 C_2$$

 F equency of oscillation for a phase-shift oscillator:

$$f = \frac{1}{2\pi\sqrt{10} CR}$$

5. F equency of oscillation for a Wien-Bridge oscill tor:

$$f = \frac{1}{2\pi CR}$$

If the feedback signal aids the externally applied input signal, the overall gain is given by:

$$Af = \frac{A}{1 - A\beta}$$

Value of *M* required for sustained oscillations is given by:

$$M = \frac{R_B}{h_{fe}} \left(CR + h_{oe}L \right) + CR \frac{h_{ie}}{h_{fe}} + L \frac{\Delta_{he}}{h_{fe}}$$

 Oscillation frequency of a Clapp oscillator is given by:

$$f_0 = \frac{1}{2\pi} \sqrt{\frac{1}{L} \left(\frac{1}{C_0} + \frac{1}{C_1} + \frac{1}{C_2} \right)}$$

 Condition for sustained oscillation for a phaseshift oscillator is given by:
 www.EnggTree.com

$$h_{fe} = 23 + 29 \frac{R}{R_L} + 4 \frac{R_L}{R}$$