

Reg. No. :

E	N	G	G	T	R	E	E	.	C	O	M
---	---	---	---	---	---	---	---	---	---	---	---

Question Paper Code : 30151

B.E./B.Tech. DEGREE EXAMINATIONS, APRIL/MAY 2023.

Fourth Semester

Electrical and Electronics Engineering

EE 3402 — LINEAR INTEGRATED CIRCUITS

(Regulations 2021)

For More Visit our Website
EnggTree.com

Time : Three hours

Maximum : 100 marks

Answer ALL questions.

PART A — (10 × 2 = 20 marks)

1. Mention the properties of silicon di-oxide.
2. What are the advantages of thin film resistor over diffused resistors?
3. Define Thermal drift.
4. Define Slew Rate.
5. What is a sample and hold circuit?
6. Define "Resolution" in ADC/DAC.
7. List out the applications of 555 timer in Astable mode.
8. Mention the types of phase detector in PLL.
9. List out the negative voltage regulator ICs.
10. Define "line regulation" in IC voltage regulator.

PART B — (5 × 13 = 65 marks)

11. (a) Explain the epitaxial growth, masking, etching and diffusion techniques in IC fabrication process with neat sketch.

Or

- (b) Explain the different types of IC capacitor fabrication technique.

12. (a) With neat sketch explain the adder-subtractor combinational circuit with neat sketch.

Or

- (b) Describe the working of differentiator and integrator. Draw the outputs for the inputs, sine and square waves.
13. (a) Explain the working of a second order active low pass filter with neat sketch and also draw its frequency response curve.

Or

- (b) Explain the R-2R ladder and inverted R-2R ladder DACs.
14. (a) Briefly discuss the working of Phase Locked Loops(PLL).

Or

- (b) With neat sketch, describe the working of a Astable multivibrator using 555 timer.
15. (a) Discuss the working of AD623 Instrumentation amplifier with neat sketch and also explain how it is used in the weight measurement.

Or


- (b) Discuss the operation of Switched Mode Power Supply with neat sketch.

PART C — (1 × 15 = 15 marks)

16. (a) Design a circuit using Op-amp, which implements the following
- (i) $V_o = 5 + (10 \sin \omega t)$ when $V_i = 10 \sin \omega t$
 - (ii) Output is clipped above 5V when the input is $10 \sin \omega t$.
 - (iii) Output is clipped below 6V when the input is $15 \sin \omega t$.
 - (iv) $V_o = 8V_1 - 7V_2$

Or

- (b) Find the gain of the programmable gains amplifier shown in the following figure when S_1 alone is closed, S_2 alone is closed, S_3 alone is closed, S_4 alone is closed and S_1 and S_3 is closed.



www.EnggTree.com

EnggTree.com